

CV



Prof. Dr. phil. nat. Rolf Drechsler

Universität Bremen

Inhalt/Table of Contents

Lebenslauf/Curriculum Vitae	3
Persönliche Daten/Personal Data	3
Bildungsgang/Educational Program	3
Bisherige wissenschaftliche Tätigkeit/Previous Academic Activity.....	4
Aktuelle Forschungsgebiete/Current Fields of Research	4
Preise und Ehrungen	4
Weitere berufliche Aktivitäten/Professional Activities	5
Projekte/Projects.....	5
Lehrveranstaltungen/Courses	8
Forschungsaufenthalte/Research Stays	8
Tagungen /Conferences.....	9
Gutachten/Reviews	22
Editor/Editor	24
Mitgliedschaft/Membership	24
Mitarbeit in der akademischen Selbstverwaltung/Collaboration with the Academic Administration.....	24
Initiierung/Initiation	25
Gremien/Boards	25
Ausgerichtete Tagungen in Bremen	25
Schriftenverzeichnis/Publications	26
(a) Diplomarbeit/Diploma Thesis	26
(b) Bücher/Books.....	26
(c) Herausgebere Tätigkeit/Commission Editor.....	28
(d) Tutorials	29
(e) Eingeladene Vorträge/Invited Talks.....	30
(f) Beiträge in Büchern/Book Contributions.....	32
(g) Zeitschriften/Journals	35
(h) Konferenzen/Conferences	47
(i) Workshops, Technische Berichte, etc./Workshops, Technical Reports.....	92
(j) Patente/Patents	110
(k) Diverses/Miscellaneous	110

Lebenslauf/Curriculum Vitae

Rolf Drechsler

geboren am: 30. Juli 1969 in Rüsselsheim (Hessen)
Staatsangehörigkeit: Deutsch
Kinder: 1 Sohn, 2 Töchter



Persönliche Daten/Personal Data

Anschrift (dienstlich) Universität Bremen/
Fachbereich 3 - Mathematik und Informatik
Deutsches Forschungszentrum für
Künstliche Intelligenz GmbH (DFKI)
Bibliothekstr. 5
28359 Bremen
Tel.: 0421-218 63932
Fax: 0421-218 98 63932
Email: drechsler@uni-bremen.de



Bildungsgang/Educational Program

1975-79 Grundschule Karben - Petterweil
1979-81 Förderstufe der J.-F. Kennedy Schule, Bad Vilbel
1981-88 Georg Büchner Gymnasium, Bad Vilbel
1988-92 Studium der Mathematik und Informatik an der J.W. Goethe-Universität in Frankfurt am Main
1992 Diplom in Informatik bei Prof. B. Becker
Titel der Diplomarbeit: *Konstruktion vollständig testbarer Addiererschaltkreise unter dem "robust Path-Delay-Fault" Fehlermodell*
1995 Promotion (summa cum laude) zum Dr. phil. nat. bei Prof. B. Becker
Titel der Dissertation: *Ordered Kronecker Functional Decision Diagrams und ihre Anwendung*
1999 Habilitation zum Privatdozenten bei Prof. B. Becker
Albert-Ludwigs-Universität Freiburg
Rahmenthema: *Automatische Synthese und Verifikation im computergestützten Schaltkreisentwurf*

Bisherige wissenschaftliche Tätigkeiten/Previous Academic Activities

1992	wissenschaftlicher Mitarbeiter bei Prof. G. Hotz im Fachbereich 10 (Informatik) der Universität des Saarlandes
1993-1995	wissenschaftlicher Mitarbeiter bei Prof. B. Becker im Fachbereich 20 (Informatik) der J.W. Goethe-Universität in Frankfurt am Main
1995-1996	wissenschaftlicher Mitarbeiter bei Prof. B. Becker an der Albert-Ludwigs-Universität in Freiburg im Breisgau
1996-2000	wissenschaftlicher Assistent bei Prof. B. Becker an der Albert-Ludwigs-Universität in Freiburg im Breisgau
2000-2001	Mitarbeiter (Senior Engineer) der Zentralabteilung Technik (Corporate Technology), Fachzentrum Entwicklungsautomatisierung der Siemens AG, München
2001-2002	Professor (C3) für Rechnerarchitektur an der Universität Bremen
seit 2002	Professor (C4 - seit Juli 2008 W3) für Rechnerarchitektur an der Universität Bremen
seit 2011	Direktor im DFKI, Leiter des Forschungsbereichs Cyber-Physical Systems
2012-2019	Term Member, Duke University, USA
2014-2016	Internationaler Gastprofessor, IIT Kharagpur, India
2018-2020	Internationaler Gastprofessor, Indian Statistical Institute

Aktuelle Forschungsgebiete/Current Fields of Research

- ✧ Datenstrukturen und Algorithmen für (Boolesche) Funktionen
- ✧ Formale Methoden
- ✧ Spezifikation, Synthese, Verifikation und Test von Schaltungen und Systemen
- ✧ Rechnerarchitektur
- ✧ Emerging Technologies

Preise und Ehrungen

- Best paper/poster/presentation awards
 - *Best Paper Award Haifa Verification Conference (HVC) 2006*
 - *Best Paper Award Forum on specification & Design Languages (FDL) in 2007*
 - *Best Paper Award Forum on specification & Design Languages (FDL) in 2010*
 - *Best Paper Award IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) in 2010*
 - *Best Paper Award ACM/IEEE International Conference on Computer Aided Design (ICCAD) in 2013*
 - *Best Poster Award ACM Great Lakes Symposium on VLSI (GLSVLSI) in 2018*
 - *Best Paper Award ACM/IEEE International Conference on Computer Aided Design (ICCAD) in 2018*
 - *Best Paper Award Forum on specification & Design Languages (FDL) in 2020*
 - *Best Paper Award Euromicro Digital System Design (DSD) in 2020*
 - *Best Paper Award Forum on specification & Design Languages (FDL) in 2021*
 - *Best Presentation Award International Workshop on Logic & Synthesis (IWLS) in 2022*
- Hauptpreis (Award) des Gründerwettbewerbs IKT Innovativ des Bundesministeriums für Wirtschaft und Technologie (BMBF) für die Firmengründung SolVerTec, 2013
- IEEE Fellow, 2015
- Honorary Professor Amity University, Dubai, UAE, 2017
- Berninghausenpreis der Universität Bremen (Kategorie: Hervorragende, innovative Lehrveranstaltung), 2018
- ASP-DAC Prolific Author Award, 2020
- Preis für Herausragende Promotionsbetreuung, 2021

- ACM Senior Member, 2021
- ACM Distinguished Member, 2021
- 10 Year Retrospective Most Influential Paper Award ASP-DAC 2022
- IEEE CEDA Distinguished Lecturer, 2023-2024
- ACM Fellow 2024
- ACM Distinguished Speaker, 2024-2027

Weitere berufliche Aktivitäten/Professional Activities

Geförderte Projekte: Der Bewerber war als Projektleitung oder Teilprojektleitung bei mehr als **25 geförderten Projekten** tätig, die u.a. von der Deutschen Forschungsgemeinschaft (DFG), dem Bundesministerium für Bildung und Forschung (BMBF), der Europäischen Union (EU), dem Deutschen Akademischen Austauschdienst (DAAD) sowie mehreren Industriepartnern unterstützt wurden. Durch diese Förderzuschüsse wurden der Arbeitsgruppe des Bewerbers insgesamt über **25 Millionen Euro** zur Verfügung gestellt. Dies umfasst **gemeinsame Projekte mit Partnern aus dem Akademischen Bereich** (z.B. Prof. K. Chakrabarty, Prof. G. De Micheli, Prof. K. Roy, Prof. R. Brayton) **sowie der Industrie** (z.B. AMD, Robert Bosch GmbH, Concept Engineering, Ferchau, Infineon, Intel, Mentor Graphics, NXP, Siemens).

Funded Projects: The applicant has been PI or Co-PI on more than **25 grants** funded among others by the German Research Foundation (DFG), the German Federal Ministry of Education and Research (BMBF), the European Union (EU), the German Academic Exchange Service (DAAD), and several industrial partners. Together, these grants have provided more than **25 million Euro** of funding allocated to the applicant's research group. This includes joint projects **together with partners from academia** (e.g. Prof. K. Chakrabarty, Prof. G. De Micheli, Prof. K. Roy, Prof. R. Brayton) **and industry** (e.g. AMD, Bosch, Concept Engineering, Ferchau, Infineon, Intel, Mentor Graphics, NXP, Siemens).

Projekte/Projects

1996-2000	"Routing-Probleme in VLSI-Systemen – Lösungsansätze mit Genetischen Algorithmen" gemeinsam mit Prof. Dr. Bernd Becker (Freiburg) und Prof. Dr. Paul Molitor (Halle), gefördert durch die DFG
1997-1998	"Decision Diagrams - Neue Implementierungsmethoden und ihre Anwendungen" als Koordinator des gemeinsamen Projektes von Prof. Dr. Bernd Becker (Freiburg) und Prof. Dr. Randy Bryant (CMU, USA), gefördert durch den DAAD.
1999-2000	"Spektraltechniken im computergestützten Schaltkreisentwurf unter der Verwendung von AND/OR-Graphen" gemeinsam mit Prof. Dr. Mitch Thornton (University of Arkansas, USA), gefördert durch den DAAD.
2000	"Fehlerdiagnose in kombinatorischen Schaltungen" gemeinsam mit Prof. Dr. Wolfram Büttner (Siemens AG, München), gefördert durch Siemens ZT
2002-2004	"Formale Verifikation von Schaltungen unter Verwendung von Informationen der Hochsprache" gefördert durch die DFG
2003-2005	"Valse-XT" gemeinsam mit Concept Engineering und Infineon Technologies AG, gefördert durch das BMBF
2003-2004	"Schaltung- und Systemverifikation auf der Wort-Ebene" gemeinsam mit Prof. Dr. Maciej Ciesielski (Amherst, USA), gefördert durch den DAAD
2004-2005	"Implementing Modules and ECTS for Computer Studies" gefördert durch die EU
2005-2006	"Effiziente Methoden zum Debugging von Schaltungen und Systemen" gemeinsam mit Prof. Dr. Mitch Thornton (Dallas, USA), gefördert durch den DAAD

2005-2006	“Testsynthese von Schaltungen geringer Laufzeit” gemeinsam mit Dr. Valentina Ciriani (Pisa, Italien), gefördert durch den DAAD
2005-2006	“Manipulation of Boolean Functions Based on Hybrid Data Structures” gemeinsam mit Dr. Joao Marques-Silva (Southampton, England), gefördert durch den DAAD
2006	“Pilot Implementation of ECTS” gefördert durch die EU
2005-2008	“URANOS: Analysemethoden für den Entwurf anwendungsrobuster nanoelektronischer Systeme” gemeinsam mit AMD (Dresden), gefördert durch das BMBF
2006-2009	“Effiziente Erfüllbarkeitsalgorithmen für die Generierung von Testmustern” gefördert durch die DFG
2006-2007	“Verisoft” gemeinsam mit OneSpin Solutions (München), gefördert durch das BMBF
2006-2009	“MAYA: Neue Methoden für den Massiv-Parallel-Test im Hochvolumen, Yield Learning und beste Testqualität” gemeinsam mit NXP/Philips (Hamburg), gefördert durch das BMBF
2006-2009	“Herkules: Hardwareentwurfstechnik für Null-Fehler-Designs” gemeinsam mit Concept Engineering GmbH (Freiburg), gefördert durch das BMBF
2007	“SAT-basierte Pfadanalyse” gefördert durch Infineon AG (München)
2008	“Verifikation von Prozessorbeschreibungen” gefördert durch NXP (Hamburg)
2007-2010	“Verisoft XT” gemeinsam mit OneSpin Solutions (München), gefördert durch das BMBF
2008-2009	“Synthese zuverlässiger Quantenschaltkreise” gemeinsam mit Prof. Gerhard Dueck (Fredericton, Kanada), gefördert durch den DAAD
2008-2010	“Formaler Robustheitsnachweis im computergestützten Schaltkreisentwurf” gemeinsam mit Dr. Görschwin Fey, gefördert durch die DFG
2009-2010	“Qualitätsorientierter Entwurf von Systemen mit rekonfigurierbaren Komponenten” gemeinsam mit Prof. Dr. Wolfgang Nebel (Carl von Ossietzky Universität Oldenburg), gefördert durch die Nowetas-Stiftung
2009-2011	“Qualitätsorientierte Synthese großer Funktionen in reversibler Logik” gefördert durch die DFG
2010-2011	“DeAR: Debugging von Schaltkreisen mittels Abstraktions- und Verfeinerungstechniken” gefördert durch den DAAD
2010-2011	“Modellierung Komplexer Adaptiver Systeme mit SystemC” gemeinsam mit Prof. Dr. Michael Hülsmann (Jacobs University), gefördert durch die Nowetas-Stiftung
2009-2012	“SANITAS: Sichere Systeme auf Basis einer durchgängigen Verifikation entlang der gesamten Wertschöpfungskette” gefördert durch das BMBF
2010-2012	“DIAMOND - Diagnosis, Error Modelling and Correction for Reliable Systems Design” gefördert durch die EU
2011-2012	“Synthese und Optimierung von Quantenlogik” gemeinsam mit Prof. Michael Miller (Victoria, Kanada), gefördert durch den DAAD
2011-2012	IFXstud „Überarbeitung, Erweiterung und Erstellung von Software für CAD-Anwendungen“, Förderung durch Infineon
2011-2013	“VisES: Visualisierungstechnologien für komplexe Systembeschreibungen zur Verbesserung der Sicherheit und Robustheit elektronischer Systeme” gemeinsam mit Concept Engineering GmbH, gefördert durch das BMBF
2011-2013	“SolVerTec – Solution Verification Technologies” gefördert durch das BMWi im Rahmen des EXIST-Forschungstransfers
2011-2013	RESCAR (2.0) Robuster Entwurf von neuen Elektronikkomponenten für Anwendungen im Bereich Elektromobilität, gefördert durch das BMBF
2011-2017	“Reinhart Koselleck-Projekt: Entwicklung eines durchgängigen Verifikationsablaufes für den ESL Entwurf” gefördert durch die DFG
2012-2013	“Generierung von hochwertigen Testmustern für geringe Verzögerungsfehler” gemeinsam mit Prof. Krishnendu (Krish) Chakrabarty (Duke, USA), gefördert durch den DAAD
2012-2016	„Förderung von Kompetenzen der mathematischen Modellierung“, gefördert durch die DFG

2012-2018	Graduiertenkolleg „System Design“ (SyDe), gefördert im Rahmen der Exzellenzinitiative durch die Universität Bremen
2013-2014	„Verwendung reversibler Logik zum Bau von Low-Power-Schaltungen“ gemeinsam mit Prof. Kaushik Roy (Purdue University, USA), gefördert durch den DAAD
2013-2015	„Synthesis of Reversible Circuits using Probabilistic Methods“ gemeinsam mit Prof. Hafizur Rahaman (IEST, Indien), gefördert durch den DAAD
2013-2015	“Entwicklung eines modularen Frameworks für die automatische Validation und Verifikation von UML/OCL-Modellen“ gefördert durch die DFG
2013-2016	Effektiv „Effiziente Fehlereffektsimulation mit virtuellen Prototypen zur Qualifikation intelligenter Motion Control Systeme in der Industrieautomatisierung“, gefördert durch das BMBF
2013 -2016	„SPECiFIC: Quality-driven Design Flow using Formal Specifications and Functional Change Management“, gefördert durch das BMBF
2006-2016	Graduiertenkolleg Eingebettete Systeme (GESy), gefördert u.a. von SIEMENS, NXP, Concept Engineering, Verified, in 2016 Überführung in SyDe
2013-2017	NANOTEST „Entwicklung einer qualitätsorientierten, kosteffektiven und robusten Testumgebung für Nanometer-Schaltkreise basierend auf formalen Methoden zur Sicherstellung der Korrektheit zukünftiger Generationen von Computerchips“ M8-Post-Doc-Initiative
2013-2018	COFUND-Fellowship-Programm „Scalable Reversible Circuit Design“ Post-Doc-Stelle Michael Kirkedal
2014 -2016	“KI-Suche: Entwicklung einer den Prinzipien der Künstlichen Intelligenz folgenden Suchmaschine“
2014 -2016	“HySociaTea: Hybrid Social Teams for Long-Term Collaboration in Cyber-Physical Environments“, gefördert durch das BMBF
2015	“Computer Design for Kids“ Bremen macht Helden, gefördert durch die Sparkasse Bremen
2015	BremenIDEA Ein bis dreimonatige Forschungsaufenthalte von Promovierenden aus Bremen an Forschungsinstitutionen im Ausland, Förderung: Nils Przigoda, gefördert durch das BMBF-geförderten DAAD-Programm IPID4all
2015-2016	“Faster Formal Verification with Reverse Engineering“ gemeinsam mit Prof. Robert K. Brayton, Berkeley, gefördert durch den DAAD
2015-2016	„Automatische Testgenerierung für Multi-Core Virtuelle Prototypen“ gemeinsam mit Prof. Pu Gejuang, Shanghai, gefördert durch den DAAD
2015-2016	“Design Work and Consulting Services for Project Aurix2G“, gefördert durch die Infineon Technologies AG
2015 -2017	“VerifyDFT“, gefördert durch Intel
2015-2017	Betreuungszuspruch von StipendiatInnen, gefördert durch das DAAD-Stipendiatenprogramm (5 Stipendiaten)
2015-2017	„Entwurfsautomatisierung für die Synthese und formale Verification von Digital Microfluidic Lab-on-Chips“ Internationale Kooperation mit Prof. Bhargab B. Bhattacharya, gefördert durch die DFG
2016	„Entwurf von fehlertoleranten Quantenschaltungen mit der Fähigkeit zur Fehlerkorrektur“ Internationale Kooperation mit Prof. Susmita Sur-Kolay, gefördert durch die DFG
2016 -2018	“MANIAC: Manipulation von BDDs für Approximate Computing“, gefördert durch die DFG
2016-2019	FormalEST „Formale Methoden zur Energie-sicheren Testerzeugung für digitale Schaltungen“, gefördert durch die DFG
2016 -2019	“SELFIE: Selbstverifikation von Elektronischen Systemen“, gefördert durch das BMBF
2016-2020	SFB1232 P01 „Prädiktorfunktion“ und P02 „Heuristisch, statistische und analytische Versuchsplanung“, gefördert durch die DFG
2017	“Noerdmann-Comicstrip“ Bremen macht Helden, gefördert durch die Sparkasse Bremen

2017-2019	CONFIRM „Automatisierter Firmware-Entwurf unter Berücksichtigung von Timing- und Power-Budgets für anwendungsspezifische Elektroniksysteme“, gefördert durch das BMBF
2017 -2020	“CONVERS: Entwurfsautomatisierung für komplexe Elektroniksysteme“, gefördert durch das BMBF
2017 -2020	“SecRec: Security by Reconfiguration - Physikalische Sicherheit durch dynamische Hardware-Rekonfiguration“, gefördert durch das BMBF
2017 -2021	Sonderforschungsbereich 1320: EASE – Everyday Activity Science and Engineering
2018 -2021	„Symbolic Virtual Hardware/Firmware Co-verification“, gefördert durch die Zentrale Forschungsförderung der Universität Bremen

Lehrveranstaltungen/Courses

Johann Wolfgang Goethe-Universität in Frankfurt

1991-1996	Betreuung diverser Vorlesungen für Grund- und Hauptstudium
-----------	--

Albert-Ludwigs-Universität in Freiburg

1996	Vorlesung über “Zweistufige (AND, EXOR) Minimierung”
1997	Vorlesung über “Technische Informatik I” (in Zusammenarbeit mit Prof. B. Becker)
1997	Vorlesung über “Technische Informatik II”
1998	Vorlesung über “Graphenbasierte Funktionsdarstellung”
1999	Vorlesung über “Rechnerarchitektur” (in Zusammenarbeit mit Prof. B. Becker)
1999	Vorlesung über “Rechnerarchitektur” an der Berufsakademie Lörrach
2000	Vorlesung über “Hardware-Entwurf” (in Zusammenarbeit mit Prof. B. Becker)
2000	Vorlesung über “Formale Verifikation” (in Zusammenarbeit mit Prof. B. Becker)
2001	Vorlesung über “Graphenbasierte Funktionsdarstellung”
2001	Seminar über “SAT-Algorithmen”

Universität Bremen

seit 2001	Regelmäßig stattfindende Veranstaltungen im Grund- und Hauptstudium. Seminare, Vorlesungen und Projekte u.a. zu den Themen Rechnerarchitektur, Schaltkreisentwurf, formale Methoden, Verifikation. Details mit Beschreibungen der Inhalte der Veranstaltungen sind zu finden unter: http://www.informatik.uni-bremen.de/agra/ger/lehrmat.php
-----------	---

Forschungsaufenthalte/Research Stays

9/92-12/92	Universität des Saarlandes, Saarbrücken, Lehrstuhl Prof. G. Hotz
7/96-8/96	Besuche der Universitäten University of California at Berkeley, University of California, Santa Barbara und der Firmen Synopsys, Exemplar Logic in USA
7/99-8/99	University of Arkansas, USA, Prof. M. Thornton
2/00-3/00	University of Mississippi, USA, Prof. M. Thornton
4/00-9/00	Siemens, München, Prof. W. Büttner
7/05-8/05	Southern Methodist University, Dallas, USA, Prof. M. Thornton
8/13-08/13	Besuche der Duke University in Durham und der Purdue University in West Lafayette, USA

1/14-12/16	Internationaler Gastprofessor, IIT Kharagpur, India
seit 06/18	Internationaler Gastprofessor, Indian Statistical Institute

Tagungen /Conferences

1996	<ul style="list-style-type: none"> • Technisches Komitee "IEEE European Design & Test Conference 1996 (ED&TC 1996)" • Programm Co-Chair "New Information Technologies in Education"
1997	<ul style="list-style-type: none"> • Programmkomitee "AAAI Genetic Programming 97 (GP 1997)" • Programmkomitee "International Workshop on Application of the Reed-Muller Expansion in Circuit Design (Reed-Muller 1997)" • Programmkomitee "International Conference on Pattern Recognition and Information Processing" • Technisches Komitee "IEEE European Design & Test Conference 1997 (ED&TC 1997)" • Programmkomitee "International Conference on Applications of Computer Systems (ACS 1997)" • Vice Chairman "Computer-Aided Design of Discrete Devices (CAD DD 1997)" • Programm Chair für Europa/Afrika "IEEE International Symposium on Multiple-Valued Logic (ISMVL 1997)"
1998	<ul style="list-style-type: none"> • Programmkomitee "AAAI Genetic Programming 98 (GP 1998)" • Vice Chairman "International Conference on Advanced Computer Systems (ACS 1998)"
1999	<ul style="list-style-type: none"> • Programmkomitee "International Conference on Computational Intelligence (6th Fuzzy Days 1999)" • Technisches Komitee "IEEE Design Automation and Test Europe (DATE 1999)" • Programmkomitee "IEEE EUROMICRO" • Programmkomitee "Genetic and Evolutionary Computation Conference (GECCO 1999)" • Programmkomitee "International Workshop on Application of the Reed-Muller Expansion in Circuit Design (Reed-Muller 1999)" • Symposiums Chair "IEEE International Symposium on Multiple-Valued Logic (ISMVL 1999)" • Vice Chairman "International Conference on Advanced Computer Systems (ACS 1999)" • Programmkomitee "IFIP International Conference on Very Large Scale Integration (VLSI 1999)"
2000	<ul style="list-style-type: none"> • Programmkomitee "IEEE VLSI Design" • Senior Programmkomitee "Genetic and Evolutionary Computation Conference (GECCO 2000)" • Programmkomitee "International Conference on Evolvable Systems: From Biology to Hardware (ICES2000)" • Deputy Programm Chair "IEEE EUROMICRO" • Vice Chairman "International Conference on Advanced Computer Systems (ACS 2000)"
2001	<ul style="list-style-type: none"> • Programmkomitee "IEEE VLSI Design" • Programmkomitee "IEEE EUROMICRO" • Programmkomitee "First International Conference on Evolutionary Multi-Criterion Optimization (EMO 2001)" • Programmkomitee "International Conference on Evolvable Systems: From Biology to Hardware (ICES2001)" • Programmkomitee "International Conference on Computational Intelligence (7th Fuzzy Days 2001)" • Workshop Co-Chair "International Workshop on Application of the Reed-Muller Expansion in Circuit Design (Reed-Muller 2001)" • Senior Programmkomitee (Program Policy Committee, Standing Member) "Genetic and Evolutionary Computation Conference (GECCO 2001)"

	<ul style="list-style-type: none"> • Vice Chairman “International Conference on Advanced Computer Systems (ACS 2001)” • Programmkomitee “IFIP International Conference on Very Large Scale Integration (VLSI 2001)”
2002	<ul style="list-style-type: none"> • Programmkomitee “1st International Workshop on Electronic Design Test & Applications (DELTA2002)” • Technisches Komitee “IEEE Design Automation and Test Europe (DATE 2002)” • Senior Programmkomitee (Program Policy Committee, Standing Member) “Genetic and Evolutionary Computation Conference (GECCO 2002)” • Programmkomitee “Foundation of Genetic Algorithms VII (FOGA’2002)” • Programmkomitee und Plenary Chair “IEEE EUROMICRO”
2003	<ul style="list-style-type: none"> • Programmkomitee “International Conference on Evolvable Systems: From Biology to Hardware (ICES2003)” • Technisches Komitee “Asia and South Pacific Design Automation Conference (ASP-DAC 2003)” • Programmkomitee “IEEE Design Automation and Test Europe (DATE 2003)” • Programmkomitee “IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2003)” • Programmkomitee “International Conference on Evolutionary Multi-Criterion Optimization (EMO 2003)” • Tutorial Co-Chair “IFIP International Conference on Very Large Scale Integration (VLSISOC 2003)” • Programmkomitee “NASA/DoD Conference on Evolvable Hardware” • Programmkomitee “Forum on Specification & Design Languages (FDL 2003)” • Technisches Komitee der Special Session on Evolutionary Design Automation der “IEEE Congress on Evolutionary Computation (CEC)” • Programmkomitee “IEEE EUROMICRO”
2004	<ul style="list-style-type: none"> • Programmkomitee “International Workshop on Electronic Design Test & Applications (DELTA2004)” • Programmkomitee “GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen” • Programmkomitee “IEEE Design Automation and Test Europe (DATE 2004)”, Topic Chair for “Formal Verification” (B10) • Programmkomitee “IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2004)” • Technisches Komitee “Asia and South Pacific Design Automation Conference (ASP-DAC 2004)” • Programmkomitee “NASA/DoD Conference on Evolvable Hardware” • Programmkomitee “Genetic and Evolutionary Computation Conference (GECCO 2004)” • Programmkomitee “IEEE EUROMICRO” • Programmkomitee “International Workshop on Boolean Problems” • Programmkomitee “International Conference on Computational Intelligence (8th Fuzzy Days 2004)” • Programmkomitee “Forum on Specification & Design Languages (FDL 2004)” • Programmkomitee “International Conference on Bioinspired Optimization Methods and their Applications (BIOMA 2004)” • Technisches Komitee “Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI 2004)”
2005	<ul style="list-style-type: none"> • Technisches Komitee “Asia and South Pacific Design Automation Conference (ASP-DAC 2005)” • Programmkomitee “IEEE Design Automation and Test Europe (DATE)”, Topic Chair for “Formal Verification” (B9) • Technisches Komitee “International Conference on VLSI Design and the 4th International Conference on Embedded Systems” • Programmkomitee “GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen”

	<ul style="list-style-type: none"> • Programmkomitee "International Conference on Evolutionary Multi-Criterion Optimization (EMO 2005)" • Programmkomitee "IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2005)" • Programmkomitee "Correct Hardware Design and Verification Methods, IFIP WG 10.5 Advanced Research Working Conference (CHARME 2005)" • Programmkomitee "Foundation of Genetic Algorithms (FOGA 2005)" • Programmkomitee "IEEE International Workshop on Rapid System Prototyping (RSP 2005)" • Programmkomitee "IFIP International Conference on Very Large Scale Integration (VLSI-SOC 2005)" • Programmkomitee "Genetic and Evolutionary Computation Conference (GECCO 2005)" • Programmkomitee "International Conference on Evolvable Systems (ICES2005)" • Programmkomitee "NASA/DoD Conference on Evolvable Hardware"
2006	<ul style="list-style-type: none"> • Programmkomitee "IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2006)" • Programmkomitee "International Workshop on Electronic Design Test & Applications (DELTA2006)" • Programmkomitee "GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" • Programmkomitee "IEEE Design Automation and Test Europe (DATE)", Topic Chair for "Formal Verification" (B9) • Technisches Komitee "Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI 2006)" • Programmkomitee "IEEE International Workshop on Rapid System Prototyping (RSP 2006)" • Programmkomitee "International Conference on Bioinspired Optimization Methods and their Applications (BIOMA 2006)" • Programmkomitee "Genetic and Evolutionary Computation Conference (GECCO 2006)" • Programmkomitee "IFIP International Conference on Very Large Scale Integration (VLSI-SOC 2006)" • Programmkomitee "1st Conference on Adaptive Hardware and Systems (AHS-2006)" • Programmkomitee "International Workshop on Boolean Problems" • Programmkomitee "Biennial International Conference on Formal Methods in Computer-Aided Design (FMCAD 2006)" • Programmkomitee "IEEE Congress on Evolutionary Computation (CEC 2006)"
2007	<ul style="list-style-type: none"> • Programmkomitee "Workshop on Compiler Optimization Meets Compiler Verification (COCV)" • Organisationskomitee "1. GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf" • Programmkomitee "IEEE Design Automation and Test Europe (DATE 2007)" • Programmkomitee "GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" • Programmkomitee "International Conference on Evolutionary Multi-Criterion Optimization (EMO 2007)" • Program Chair "European Workshop on Bio-Inspired Heuristics for Design Automation (Evo-HOT 2007)" • Programmkomitee "International Conference on Evolvable Systems (ICES2007)" • Programmkomitee "Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen" • Programmkomitee "IEEE International Workshop on Rapid System Prototyping (RSP 2007)" • Programmkomitee "Foundation of Genetic Algorithms (FOGA 2007)" • Programmkomitee "International Conference on Computing: Theory and Applications (ICCTA 2007)" • Programmkomitee "EUROMICRO Conference on Digital System Design (DSD 2007)" • Technisches Komitee "Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI 2007)"

	<ul style="list-style-type: none"> • Programmkomitee "IEEE Congress on Evolutionary Computation (CEC 2007)" • Programmkomitee "Genetic and Evolutionary Computation Conference (GECCO 2007)" • Programmkomitee "Conference on Adaptive Hardware and Systems (AHS 2007)" • Programmkomitee "Forum on Specification & Design Languages (FDL 2007)" • Programmkomitee "edaWorkshop 07" • Programmkomitee "Evolutionary Algorithms for Industrial Design Optimization"
2008	<ul style="list-style-type: none"> • Programmkomitee "International Symposium on Electronic Design Test & Applications (DELTA2008)" • Programmkomitee "IEEE Design Automation and Test Europe (DATE 2008)" • Programmkomitee "International Conference on Evolvable Systems (ICES2008)" • Programmkomitee "IEEE International Workshop on Rapid System Prototyping (RSP 2008)" • Programmkomitee "Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen" • Programmkomitee "NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2008)" • Programmkomitee "ACM Great Lakes Symposium on VLSI" • Technisches Komitee "IEEE Congress on Evolutionary Computation (CEC)" • Programmkomitee "IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2008)" • Program Chair "Genetic and Evolutionary Computation Conference (GECCO)", Track "Artificial Life, Evolutionary Robotics, Adaptive Behavior, Evolvable Hardware" • Programmkomitee "GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" • Programmkomitee "The International Conference on Advances in Computer-Human Interactions (ACHI 2008)" • Organisationskomitee "GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf" • Programmkomitee "International IEEE Information Technology Symposium 2008 (ITSIM 2008)" • Programmkomitee "Forum on Specification & Design Languages (FDL 2008)" • Programmkomitee "EUROMICRO Conference on Digital System Design (DSD)" • Programmkomitee "International Conference on Bioinspired Optimization Methods and their Applications (BIOMA 2008)" • Program Chair "European Workshop on Bio-Inspired Heuristics for Design Automation (Evo-HOT)" • Programmkomitee "edaWorkshop 08"
2009	<ul style="list-style-type: none"> • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2009)" • Programmkomitee "Reed-Muller Workshop (RM2009)" • Programmkomitee "International Conference on Evolutionary Multi-Criterion Optimization (EMO 2009)" • Programmkomitee "International Conference on Advances in Computer-Human Interactions (ACHI 2009)" • Programmkomitee "GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" • Technisches Komitee "Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI 2009)" • Programmkomitee "edaWorkshop 09" • Programmkomitee "IEEE International Workshop on Rapid System Prototyping (RSP 2009)" • Programmkomitee "IEEE Congress on Evolutionary Computation (CEC)" • Organisationskomitee "GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf" • Programmkomitee "ACM-IEEE International Conference series on Formal Methods and Models for Codesign (MEMOCODE)" • Programmkomitee "ACM Great Lakes Symposium on VLSI" • Programmkomitee "EUROMICRO Conference on Digital System Design (DSD)", Special Session: Logic Synthesis Reborn

	<ul style="list-style-type: none"> • Programmkomitee "International Conference on Adaptive and Intelligent Systems (ICAIS 2009)" • Programmkomitee "NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2009)" • Programmkomitee "Workshop Dependability and Fault Tolerance" • Programmkomitee "EUROMICRO Conference on Digital System Design (DSD)" • Technisches Komitee "Design Automation Conference (DAC 2009)" • Programmkomitee "IEEE International On-Line Testing Symposium 2009 (IOLTS 2009)" • Programmkomitee "Reversible Computation 2009", Satellite Workshop of European Joint Conferences on Theory and Practice of Software (ETAPS) 2009 • Programmkomitee "First International Conference on Emerging Network Intelligence (EMERGING 2009)" • Programmkomitee "International Visual Informatics Conference 2009 (IVIC 2009)" • Technisches Komitee "IEEE International Conference on Computer Aided Design (ICCAD 2009)"
2010	<ul style="list-style-type: none"> • Programmkomitee "International Conference on Advances in Computer-Human Interactions (ACHI 2010)" • Programmkomitee "GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen" • Programmkomitee "International Symposium on Electronic Design Test & Applications (DELTA2010)" • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2010)" • Programmkomitee "International Conference on Bioinspired Optimization Methods and their Applications (BIOMA 2010)" • Programmkomitee "International Workshop on Boolean Problems" • Organisationskomitee "GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf" • Programmkomitee "IEEE International Symposium on Multiple-Valued Logic (ISMVL)" • Programmkomitee "International Conference on Advances in Biotechnologies (BIOTECHNO 2010)" • Programmkomitee "International Conference on Emerging Network Intelligence (EMERGING 2010)" • Programm Chair und Ausrichter "Reversible Computation 2010" • Programmkomitee "edaWorkshop 10" • Programmkomitee "International Conference on Evolvable Systems (ICES2010)" • Programmkomitee "NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2010)" • Programmkomitee "ACM-IEEE International Conference series on Formal Methods and Models for Codesign (MEMOCODE)" • Programmkomitee "EUROMICRO Conference on Digital System Design (DSD)" • Programmkomitee "IEEE International Workshop on Rapid System Prototyping (RSP 2010)" • Programmkomitee "International Symposium on Information Technology 2010 (ITSim 2010)" • Programmkomitee "ACM Great Lakes Symposium on VLSI" • Programmkomitee "IEEE International On-Line Testing Symposium 2010 (IOLTS 2010)" • Programmkomitee "International Symposium on Aware Computing (ISAC 2010)" • Programmkomitee "IEEE International Conference on Systems, Man, and Cybernetics (SMC 2010)" • Programmkomitee "International Conference on Simulated Evolution And Learning (SEAL 2010)" • Technisches Komitee "Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI 2010)" • Technisches Komitee "Design Automation Conference (DAC 2010)", TPC subcommittee chair for verification
2011	<ul style="list-style-type: none"> • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2011)" • Technisches Komitee "Asia and South Pacific Design Automation Conference (ASP-DAC 2011)" • Programmkomitee "ACM Great Lakes Symposium on VLSI" • Programmkomitee "edaWorkshop 11"

	<ul style="list-style-type: none"> • Organisationskomitee “GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf” • Programmkomitee “International Conference on Advances in Biotechnologies (BIOTECHNO 2011)” • Programmkomitee “International Conference on Advances in Computer-Human Interactions (ACHI 2011)” • Programmkomitee “International Conference on Evolutionary Multi-Criterion Optimization (EMO 2011)” • Programmkomitee “Reversible Computation 2011” • Programmkomitee “NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2011)” • Programmkomitee “Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” • Programmkomitee “GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen” • Programmkomitee “EUROMICRO Conference on Digital System Design (DSD)” • Programmkomitee “ACM-IEEE International Conference series on Formal Methods and Models for Codesign (MEMOCODE)” • Programmkomitee “IEEE International Symposium on Multiple-Valued Logic (ISMVL 2011)” • Programmkomitee “International Conference on Emerging Network Intelligence (EMERGING 2011)” • Programmkomitee “International Conference on Formal Methods in Computer-Aided Design (FMCAD 2011)” • Technisches Komitee “Design Automation Conference (DAC 2011)”, TPC subcommittee chair for verification • Programmkomitee “IEEE International Conference on Awareness Science and Technology (iCAST 2011)” • Programmkomitee “Virtual Worldwide PhD forum on Electronic Design Automation (VW-FEDA)” • Programmkomitee “Saudi International Electronics, Communications and Photonics Conference (SIEPC 2011)” • Programmkomitee “International Conference on Advances in System Testing and Validation Lifecycle (VALID 2011)”
2012	<ul style="list-style-type: none"> • Programmkomitee “International Conference on Advances in Computer-Human Interactions (ACHI 2012)” • Technisches Komitee “Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI 2012)” • Programmkomitee “International Conference on Bioinspired Optimization Methods and their Applications (BIOMA 2012)” • Programmkomitee “International Conference on Bioinformatics, Biocomputational Systems and Biotechnologies (BIOTECHNO 2012)” • Programmkomitee “IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2012)” • Programmkomitee “IEEE International Symposium on Multiple-Valued Logic (ISMVL 2012)” • Programmkomitee “VLSI Design Conference 2012” • Programmkomitee “edaWorkshop 12” • Programmkomitee “IEEE Congress on Evolutionary Computation (CEC)” • Programmkomitee “EUROMICRO Conference on Digital System Design (DSD)” • Programmkomitee “ACM Great Lakes Symposium on VLSI” • Programmkomitee “International Workshop on Boolean Problems” • Programmkomitee “ITG/GI/GMM-Workshops Cyber-Physical Systems – Enabling Multi-Nature Systems (CPMNS)” • Programmkomitee “International Conference on Emerging Network Intelligence (EMERGING 2012)” • Programmkomitee “GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen” • Programmkomitee “VLSI Design and Test Symposium (VDAT-2012)”

	<ul style="list-style-type: none"> • Programmkomitee "IEEE International Conference on Awareness Science and Technology (iCAST 2012)" • Programmkomitee "NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2012)" • Programmkomitee "International Conference on Simulated Evolution And Learning (SEAL-2012)" • Tutorial Chair "International Conference on Formal Methods in Computer-Aided Design (FMCAD 2012)" • Programmkomitee "Forum on Specification & Design Languages (FDL 2012)" • Programmkomitee "International Conference on Advances in System Testing and Validation Lifecycle (VALID 2012)" • Programmkomitee "International Conference on Evolutionary Computation Theory and Applications (ECTA 2012)" • Programmkomitee "IEEE International Conference on Emerging Technologies and Factory Automation (ETFA 2012)" • Programmkomitee "European Workshop on Hardware Optimization Techniques (EvoHOT 2012)"
2013	<ul style="list-style-type: none"> • Programmkomitee "IEEE Symposium on Quantum Computing and Computational Intelligence" • Programmkomitee "International Conference on Advances in Computer-Human Interactions (ACHI 2013)" • Programmkomitee "IEEE International Conference on Evolvable Systems – From Biology to Hardware (ICES2013)" • Programmkomitee "Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2013)" • Programmkomitee "Reed-Muller Workshop (RM2013)" • Programmkomitee "The EUROMICRO Conference on Digital System Design (DSD 2013)" • Programmkomitee "Great Locations Symposium on VLSI (GLSVLSI-2013)" • Programmkomitee "International Conference on Bioinformatics, Biocomputational Systems and Biotechnologies (BIOTECHNO 2013)" • Programmkomitee "Metaheuristics International Conference (MIC2013)" • Programmkomitee "NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2013)" • Programmkomitee "Forum on specification & Design Languages (FDL 2013)" • Technisches Programmkomitee "Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI 2013)" • Programmkomitee "IEEE International Conference on Awareness Science and Technology (iCAST 2013)" • Programmkomitee "IEEE International Symposium on Rapid System Prototyping (RSP'2013)" • Programmkomitee "International Conference on Emerging Network Intelligence (EMERGING 2013)" • Programmkomitee "ITG/GI/GMM-Fachtagung Zuverlässigkeit und Entwurf 2013" • Internationales Programmkomitee "Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS 2013)" • Programmkomitee "International Conference on Evolutionary Multi-Criterion Optimization (EMO 2013)" • Programmkomitee "edaWorkshop 13" • Programmkomitee "IEEE Symposium on Quantum Computing and Computational Intelligence (QCCI 2013)"
2014	<ul style="list-style-type: none"> • Programmkomitee "Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2014)" • Topic Chair on Verification "International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS 2014)" • Topic Chair "IEEE European Test Symposium (ETS 2014)" • Programmkomitee "International Conference on Advances in Computer-Human Interactions (ACHI 2014)" • Programmkomitee "International Conference on Bioinformatics, Biocomputational Systems and Biotechnologies (BIOTECHNO 2014)"

	<ul style="list-style-type: none"> • Programmkomitee “Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS 2014)” • Programmkomitee “Test und Zuverlässigkeit (TuZ 2014)” • Programmkomitee “NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2014)” • Programmkomitee “edaWorkshop 14” • Programmkomitee “IEEE World Congress on Computational Intelligence (WCCI 2014)” • Programmkomitee “International Conference on Emerging Network Intelligence (EMERGING 2014)” • Technisches Programmkomitee “IEEE International Conference on Evolvable Systems (ICES 2014)” • Programmkomitee “GLS Symposium on VLSI (GLSVLSI 2014)” • Programmkomitee “International Test Conference (ITC 2014)” • Programmkomitee “International Conference on Advances in System Testing and Validation Lifecycle (VALID 2014)” • Programmkomitee “Workshop on Bioinspired Optimization and their Applications (BIOMA 2014)” • Programmkomitee “International Workshop on Boolean Problems (IWSBP 2014)” • Programmkomitee “Forum on Specification and Design Language (FDL 2014)” • Technisches Programmkomitee “IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2014)” • Programmkomitee “IEEE International Symposium on Rapid System Prototyping (RSP2014)” • Programmkomitee “IEEE International Conference on Awareness Science and Technology (iCAST 2014)” • PhD Judge for Poster Session SRC “IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2014)” • Programmkomitee “INFORMATIK 2014”
2015	<ul style="list-style-type: none"> • Special Day Chair “Design Automation and Test in Europe (DATE 2015)” • Programmkomitee “International Conference on Evolutionary Multi-Criterion Optimization (EMO 2015)” • Technisches Programmkomitee “IEEE International Conference on Evolvable Systems (ICES 2015)” • Topic Chair on Validation and Verification “IEEE European Test Symposium (ETS 2015)” • Programmkomitee “Reed-Muller Workshop (RM 2015)” • Programmkomitee “International Conference on Advances in Computer-Human Interactions (ACHI 2015)” • Programmkomitee “BIOTECHNO 2015” • Programmkomitee „Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2015)” • Programmkomitee “The Euromicro Conference on Digital System Design (DSD 2015)” • Programmkomitee “IEEE International Symposium on Multiple-Valued Logic (ISMVL 2015)” • Technisches Programmkomitee “NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2015)” • Programmkomitee “edaWorkshop 15” • Programmkomitee “GLS Symposium on VLSI (GLSVLSI 2015)” • Programmkomitee und Advisory Chair “International Conference on Emerging Network Intelligence (EMERGING 2015)” • Technisches Programmkomitee “IEEE Congress on Evolutionary Computation (IEEE CEC 2015)” • Programmkomitee “IEEE GREEN INNOVATION FOR AFRICAN RENAISSANCE (IEEE AFRICON 2015)” • Programmkomitee “International Conference on Advances in System Testing and Validation Lifecycle (VALID 2015)” • Programmkomitee “IEEE Latin-American Test Symposium (LATS2015)” • Programmkomitee “Studierendenkonferenz Informatik 2015 (SKILL 2015)” • Programmkomitee “International Doctoral Symposium on Applied Computation and Security

	<p>(ACSS)"</p> <ul style="list-style-type: none"> • Programmkomitee "International Conference on Advances in Circuits, Electronics and Micro-electronics (CENICS 2015)" • Programmkomitee "International Conference on Information, Computation and Communications (ICIC2-2015)" • Programmkomitee "7th International Conference on Awareness Science and Technology (iCAST2015)" • Programmkomitee "International Symposium on Electronic System Design (ISED-2015)" • PhD Forum Chair "Design, Automation and Test in Europe (DATE 2015)" • Programmkomitee "GMM/ITG/GI-Fachtagung Zuverlässigkeit und Entwurf (ZuE 2015)" • Programmkomitee "IEEE International Symposium on Rapid System Prototyping (RSP2015)" • Programmkomitee Advisory Board "VLSI Design Conference 2015"
2016	<ul style="list-style-type: none"> • Workshop Chair "IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2016)" • PhD Forum Chair "Design, Automation and Test in Europe (DATE 2016)" • Programmkomitee "Advanced Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS 2016)" • Programmkomitee „Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2016)“ • Programmkomitee "Test und Zuverlässigkeit (TuZ 2016)" • Programmkomitee "BIOTECHNO 2016" • Programmkomitee "IEEE International Symposium on Multiple-Valued Logic (ISMVL 2016)" • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2016)" • Programmkomitee "International Conference on Emerging Network Intelligence (EMERGING 2016)" • Programmkomitee "The Euromicro Conference on Digital System Design (DSD 2016)" • Programmkomitee "International Conference on Bioinspired Optimization Methods and their Applications (BIOMA 2016)" • Programmkomitee "International Conference on Advances in Circuits, Electronics and Micro-electronics (CENICS 2016)" • Programmkomitee "Great Lakes Symposium on VLSI (GLSLVSI 2016)" • Programmkomitee "International Conference on Quantum, Nano/Bio, and Micro Technologies (ICQNM 2016)" • Programmkomitee "International Workshop on Boolean Problems (IWSBP 2016)" • Programmkomitee "edaWorkshop 16" • Programmkomitee "International Conference on Advances in System Testing and Validation Lifecycle (VALID 2016)" • Programmkomitee "International Symposium on Information Management in a Changing World (IMCW2016)" • Programmkomitee "SSCI16 (IEEE Symposium Series on Computational Intelligence)" • Programmkomitee "IWLS 2016 (International Workshop on Logic & Synthesis)" • Programmkomitee "Workshop on Model-Driven Engineering, Logic and Optimization (MELO 2016)" • Programmkomitee "IEEE International Symposium on Rapid System Prototyping (RSP2016)" • Programmkomitee "IEEE International High-Level Design Validation and Test Workshop (HLDVT 2016)" • Programmkomitee "Advanced Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS 2016)"
2017	<ul style="list-style-type: none"> • Programmkomitee "International Conference on Human Computer Interaction Theory and Applications (HUCAPP 2017)" • Programmkomitee PhD Forum "Design, Automation and Test in Europe (DATE 2017)" • Programmkomitee "Test und Zuverlässigkeit (TuZ 2017)" • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium

	<p>(DDECS 2017)“</p> <ul style="list-style-type: none"> • Technical Programmkomitee “VLSI Design Conference 2017” • Programmkomitee “IEEE International Symposium on Multiple-Valued Logic (ISMVL 2017)“ • Programmkomitee “International Conference on Advances in Computer-Human Interactions (ACHI 2017)“ • Programmkomitee “International Conference on Evolutionary Multi-Criterion Optimization (EMO 2017)“ • Programmkomitee “Reed-Muller Workshop (RM 2017)“ • Programmkomitee „Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2017)“ • Programmkomitee “The Euromicro Conference on Digital System Design (DSD 2017)“ • Programmkomitee “GMM/ITG/GI-Fachtagung Zuverlässigkeit und Entwurf (ZuE 2017)“ • Programmkomitee “IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2017)“ • Workshop Chair “IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2017)“ • Programmkomitee “IEEE International High-Level Design Validation and Test Workshop (HLDVT 2017)“ • Award chair “IEEE Technical Committee on Cyber-Physical Systems (TC-CPS 2017)“ • Programmkomitee “NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2017)“ • Programmkomitee “International Conference on Advances in System Testing and Validation Lifecycle (VALID 2017)“ • Programmkomitee “IEEE International Symposium on Rapid System Prototyping (RSP 2017)“ • Vice Program Co-Chair “IEEE International Design & Test Symposium (IDT 2017)“
2018	<ul style="list-style-type: none"> • Tutorial and Special Session Chair “IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2018)“ • General Chair “13th International Workshop on Boolean Problems (IWSBP 2018)“ • General Co-Chair “23rd IEEE European Test Symposium (ETS 2018)“ • Programmkomitee “International Conference on Bioinspired Optimization Methods and their Applications (BIOMA 2018)“ • Programmkomitee PhD Forum “Design, Automation and Test in Europe (DATE 2018)“ • Programmkomitee “International Conference on Advances in Computer-Human Interactions (ACHI 2018)“ • Technical Programmkomitee “VLSI Design Conference 2018” • Programmkomitee “Test und Zuverlässigkeit (TuZ 2018)“ • Programmkomitee “IEEE International Symposium on Multiple-Valued Logic (ISMVL 2018)“ • Programmkomitee “Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2018)“ • Programmkomitee “International Conference on Dynamics in Logistics (LDIC 2018)“ • Programmkomitee “International Symposium on Embedded Computing and System Design (ISED2018)“ • Programmkomitee “First International Conference on Microelectronic Devices and Technologies (MicDAT 2018)“ • Programmkomitee “GI Sicherheit 2018” • Programmkomitee “IEEE International Conference on Industrial Cyber-Physical Systems (ICPS 2018)“ • Programmkomitee “Test und Zuverlässigkeit (TuZ 2018)“ • Programmkomitee “The Euromicro Conference on Digital System Design (DSD 2018)“ • Programmkomitee “IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2018)“ • Programmkomitee “International Workshop on Logic & Synthesis (IWLS 2018)“ • Programmkomitee „International Conference on Awareness Science and Technology (iCAST 2018)“ • Programmkomitee “International Conference on Advances in System Testing and Validation Lifecycle (VALID 2018)“

	<ul style="list-style-type: none"> • Programmkomitee "IEEE International Symposium on Devices, Circuits and Systems (ISDCS 2018)" • Programmkomitee "International workshop on Design and Verification Techniques for Mixed Critical Systems (DVMCS 2018)" • Programmkomitee "Euromicro Workshop on Machine Learning Driven Technologies and Architectures for Intelligent Internet of Things (ML-IoT 2018)" • Programmkomitee "NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2018)" • Programmkomitee "IEEE International Symposium on Rapid System Prototyping (RSP2018)" • Technisches Komitee für <i>Late Breaking Papers</i> "Design Automation Conference (DAC 2018)"
2019	<ul style="list-style-type: none"> • Program Co-Chair "IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2019)" • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2019)" • Programmkomitee "International Conference on VLSI Design (VLSID 2019)" • Programmkomitee "Test und Zuverlässigkeit (TuZ 2019)" • Programmkomitee "IEEE International Symposium on Multiple-Valued Logic (ISMVL 2019)" • Programmkomitee "International Conference on Evolutionary Multi-Criterion Optimization (EMO 2019)" • Programmkomitee "Reed-Muller Workshop (RM 2019)" • Programmkomitee "Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2019)" • Selection Committee PhD Forum "Design, Automation and Test in Europe (DATE 2019)" • Technical Programmkomitee "IEEE International Conference on Computer Design"(ICCD 2019) • Programmkomitee "International Conference on Advances in System Testing and Validation Lifecycle (VALID 2019)" • Programmkomitee "IEEE International Conference on Industrial Cyber-Physical Systems (IEEE ICPS/MFI 2019)" • Programmkomitee "International Workshop on Logic & Synthesis (IWLS 2019)" • Technisches Programmkomitee "Workshop on Design Automation for CPS (DESTION 2019)" • Programmkomitee "The Euromicro Conference on Digital System Design (DSD 2019)" • Programmkomitee "NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2019)" • Programmkomitee "IEEE International Symposium on Rapid System Prototyping (RSP2019)"
2020	<ul style="list-style-type: none"> • Program Chair "IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2020)" • General Chair "14th International Workshop on Boolean Problems (IWSBP 2020)" • Technisches Programmkomitee "GI Sicherheit 2020" • Technisches Komitee "Design Automation Conference (DAC 2020)" • Programmkomitee "Test und Zuverlässigkeit (TuZ 2020)" • Programmkomitee "Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2020)" • Programmkomitee "IEEE International Symposium on Multiple-Valued Logic (ISMVL 2020)" • Programmkomitee "IEEE Design Automation and Test Europe (DATE 2020)" • Selection Committee PhD Forum "Design, Automation and Test in Europe (DATE 2020)" • Programmkomitee "International Conference on Bioinspired Optimization Methods and their Applications (BIOMA 2020)" • Technisches Programmkomitee "Workshop on Design Automation for CPS (DESTION 2020)" • Programmkomitee "The Euromicro Conference on Digital System Design (DSD 2020)" • Programmkomitee "IEEE International Symposium on Devices, Circuits and Systems (ISDCS 2020)" • Programmkomitee "International Workshop on Logic & Synthesis (IWLS 2020)" • Programmkomitee "IEEE International Symposium on Rapid System Prototyping (RSP2020)"
2021	<ul style="list-style-type: none"> • Academic Chair "EDA event of SAT2021"

	<ul style="list-style-type: none"> • Gernal Chair "IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2021)" • Programmkomitee "Test und Zuverlässigkeit (TuZ 2021)" • Programmkomitee "Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2021)" • Selection Committee PhD Forum "Design, Autmation and Test in Europe (DATE 2021)" • Programmkomitee "IEEE International Symposium on Multiple-Valued Logic (ISMVL 2021)" • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2021)" • Programmkomitee "IEEE European Test Symposium (ETS 2021)" • Programmkomitee "Reed-Muller Workshop (RM 2021)" • Programmkomitee "Workshop on Design Automation for CPS (DESTION 2021)" • Programmkomitee "International Conference on Evolvable Systems (ICES 2021)" • Programmkomitee "IEEE Latin-American Test Symposium (LATS2021)" • Programmkomitee "Symposium on Microelectronics Technology and Devices (SBMicro 2021)" • Programmkomitee "IEEE International Symposium on Rapid System Prototyping (RSP2021)"
2022	<ul style="list-style-type: none"> • Programmkomitee "Test und Zuverlässigkeit (TuZ 2022)" • Programmkomitee "IEEE International Symposium on Multiple-Valued Logic (ISMVL 2022)" • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2022)" • Programmkomitee "GI Sicherheit 2022" • Programmkomitee "IEEE European Test Symposium (ETS 2022)" • Programmkomitee "Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2022)" • Programmkomitee "International Conference on Bioinspired Optimization Methods and their Applications (BIOMA 2022)" • Programmkomitee "Workshop on Design Automation for CPS (DESTION 2022)" • Selection Committee PhD Forum "Design, Autmation and Test in Europe (DATE 2022)" • Technisches Programmkomitee "IEEE International Symposium on Devices, Circuits and Systems (ISDCS 2022)" • Technisches Programmkomitee "International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology (DFTS 2022)" • Programmkomitee "IEEE Latin-American Test Symposium (LATS2022)" • Programmkomitee "Prague Embedded Systems Workshop (PESW 2022)" • Programmkomitee "IEEE International Symposium on Rapid System Prototyping (RSP2022)"
2023	<ul style="list-style-type: none"> • D7 (Formal Methods and Verification) topic co-chair "Design, Autmation and Test in Europe (DATE 2023)" • Programmkomitee PhD Forum "Design, Autmation and Test in Europe (DATE 2023)" • Programmkomitee "Test und Zuverlässigkeit (TuZ 2023)" • Programmkomitee "IEEE European Test Symposium (ETS 2023)" • Programmkomitee "IEEE International Symposium on Multiple-Valued Logic (ISMVL 2023)" • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2023)" • Programmkomitee "The Euromicro Conference on Digital System Design (DSD 2023)" • Programmkomitee "Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2023)" • Programmkomitee "Prague Embedded Systems Workshop (PESW 2023)" • Technisches Programmkomitee "International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology (DFTS 2023)" • Programmkomitee "Symposium on Microelectronics Technology and Devices (SBMicro 2023)" • Programmkomitee "IEEE Latin-American Test Symposium (LATS2023)" • Programmkomitee "Workshop on LLM-Aided Design 2024 (LAD2024)"

2024	<ul style="list-style-type: none"> • Programmkomitee "Design, Automation and Test in Europe (DATE 2024)" - Formal Methods and Verification Co-chair (Topic D7) • Programmkomitee "Test und Zuverlässigkeit (TuZ 2024)" • Programmkomitee "GI Sicherheit 2024" • Programmkomitee "Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2024)" • Programmkomitee "IEEE Latin-American Test Symposium (LATS2024)" • Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2024)" • Programmkomitee "IEEE International Symposium on Multiple-Valued Logic (ISMVL 2024)" • Programmkomitee "IEEE European Test Symposium (ETS 2024)" • Programmkomitee "Workshop on Parallel AI and Systems for the Edge (PAISE 2024)" • Programmkomitee "The Euromicro Conference on Digital System Design (DSD 2024)" • Programmkomitee "Forum on Specification and Design Languages (FDL2024)" • Programmkomitee "International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology (DFTS 2024)" • Technisches Programmkomitee – Research Track " DVCon Europe 2024 (DEVCON 2024)"
2025	<ul style="list-style-type: none"> • Technisches Programmkomitee "Asia and South Pacific Design Automation Conference (ASP-DAC 2025)" • Technische Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2025)" • Programmkomitee "International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology (DFTS 2025)" • Technisches Programmkomitee "Workshop on Reliable and Secure RISC-V Architectures (RESCUER)" • Programmkomitee "Reed-Muller Workshop (RM 2025)" • Technisches Programmkomitee "The Euromicro Conference on Digital System Design (DSD 2025)" • Programmkomitee "Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2025)" • Organisationskomitee „Memory-Centric Computing (CCMCC2025)" • Programmkomitee "Forum on Specification and Design Languages (FDL2025)"
2026	<ul style="list-style-type: none"> • Publicity Chair "International Joint Conference on Artificial Intelligence (IJCAI)" • Programmkomitee "Test und Zuverlässigkeit (TuZ 2026)" • Programmkomitee "Prague Embedded Systems Workshop (PESW 2026)" • Technisches Programmkomitee "IEEE Latin-American Test Symposium (LATS2026)" • Programmkomitee "Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2026)" • Programmkomitee "IEEE International Symposium on Multiple-Valued Logic (ISMVL 2026)" • Technische Programmkomitee "IEEE Design and Diagnostics of Electronic Circuits and Systems Symposium (DDECS 2026)" • Programmkomitee Advisory Board "TRS" • Technisches Programmkomitee "The Euromicro Conference on Digital System Design (DSD 2026)" • Program Committee PhD Forum "Design, Automation and Test in Europe (DATE 2026)" • Programmkomitee "Forum on Specification and Design Languages (FDL2026)" • Programmkomitee "International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology (DFTS 2026)"

Gutachten/Reviews

Gutachten für die folgenden Konferenzen/Reviews at the following Conferences:

- * IEEE VLSI Design
- * IEEE VLSI Test Symposium
- * IEEE Asian Test Symposium
- * IEEE/ACM Design Automation Conference
- * IEEE/ACM European Design Automation Conference
- * IEEE European Design & Test Conference
- * IEEE Design, Automation and Test in Europe
- * IEEE EUROMICRO
- * IEEE European Test Workshop
- * IEEE Logic in Computer Science
- * AAAI Genetic Programming
- * IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design
- * International Workshop on Electronic Design Test & Applications
- * International Workshop on Boolean Problems
- * International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services
- * World-Multi-Conference on Information Systems, Analysis and Synthesis, and Systemics, Cybernetics and Informatics
- * International Conference on Advanced Computer Systems
- * European Conference on Artificial Intelligence
- * European Signal Processing Conference
- * Congress on Evolutionary Computation
- * Workshop on Algorithm Engineering and Experiments
- * IEEE Region 8 EUROCON
- * IEEE Mediterranean Electronical Conference
- * IEEE Great Lakes Symposium on VLSI
- * IEEE International Symposium on Multiple-Valued Logic
- * IEEE International Symposium on Circuits and Systems
- * IEEE International Conference on Computer Aided Design
- * IEEE International Conference on Computer Design
- * International Workshop on Graph-Theoretic Concepts in Computer Science
- * Doktorandenprogramm INFORMATIK
- * Gutachter International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS 2015)
- * EDAA ODA 2017

Gutachten für die folgenden Zeitschriften/Reviews at the following Journals:

- * Information and Computation
- * Information Processing Letters
- * The Computer Journal
- * Journal of Discrete Algorithms
- * Discrete Mathematics, Algorithms and Applications
- * Computing and Informatics (CAI)
- * IEICE Transactions
- * Journal of Evolutionary Computation
- * ACM Transactions on Design Automation of Electronic Systems (TODAES)
- * ACM Transactions on Embedded Computing Systems
- * ACM Transactions on Programming Languages and Systems
- * ACM Journal of Emerging Technologies in Computing Systems
- * IEE Electronic Letters

- * IEE Communications
- * IEE Circuits, Devices and Systems
- * IEE Computers and Digital Techniques
- * IEEE Transaction on Computers
- * IEEE Transaction on Computer Aided Design
- * IEEE Transactions on VLSI Systems
- * IEEE Transaction on Evolutionary Computation
- * IEEE Transactions on Circuits and Systems, Part I
- * IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- * IEEE Transaction on Education
- * IEEE Design & Test
- * IEEE Embedded Systems Letters
- * Acta Informatica
- * INTEGRATION - The VLSI Journal
- * IETE Technical Review
- * Iranian Journal of Electrical and Computer Engineering (IJECE)
- * Journal of Zhejiang University SCIENCE A (Applied Physics and Engineering)
- * Journal on System Architecture
- * IBM Journal of Research and Development
- * Circuits, Systems and Signal Processing
- * Nordic Journal of Computing
- * Design Automation for Embedded Systems
- * VLSI Design
- * Measurement
- * Journal of Software
- * International Journal of Metaheuristics
- * ASP Journal of Low Power Electronics (JOLPE)
- * Genetic Programming and Evolvable Machines
- * Symmetry
- * Advances in OptoElectronics
- * Springer Journal on Design Automation for Embedded Systems (seit 2016)
- * International Journal of Circuit Theory and Applications
- * Formal Aspects of Computing (FAOC)
- * IEEE Access (seit 2018)

Sonstige Gutachten wurden erstellt/Other Reviews:

- * DFG
- * Bundesministeriums für Bildung und Forschung (BMBF)
- * Bayrische Forschungstiftung
- * Sächsisches Staatsministerium
- * Alexander von Humboldt-Stiftung
- * ITG-Preis
- * Springer
- * DAAD-Auswahlkommission für VIGONI-Programm (2006-2012)
- * Natural Sciences and Engineering Research Council of Canada (NSERC)
- * Italian Ministry for Education University and Research (MIUR)
- * Israel Science Foundation (ISF)
- * Czech Science Foundation (GACR)
- * Government of Flanders
- * Research Foundation Flanders (FWO)
- * ACM Outstanding Ph.D. Dissertation Award in EDA
- * Best Paper Award Selection Committee for ACM Transactions on Design Automation of Electronic Systems (TODAES)
- * ACM Journal on Emerging Technologies in Computing Systems (JETC) Editor-in-Chief Search Committee

- * DAAD-Auswahlkommission für PPP-Programm (2014-2017)
- * EU-Gutachter (TETRACOM)
- * Förderwettbewerb „Informations- und Kommunikationswirtschaft in NRW“
- * Fachgutachter Elitenetzwerk Bayern
- * EDAA Achievement Award Jury
- * Dagstuhl Seminars and Dagstuhl Perspectives Workshops

Editor/Editor

- * IET Computers and Digital Techniques
- * Journal of Artificial Evolution and Applications
- * International Journal of Applied Metaheuristic Computing (IJAMC)
- * Artificial Intelligence Research (AIR)
- * International Journal on Multi-Valued Logic and Soft Computing (seit 2001)
- * IEEE Transactions on Computer-Aided Design (TCAD) (2014-2022)
- * ACM Journal on Emerging Technologies in Computing Systems (JETC) (2014-2026)
- * Journal on Design Automation for Embedded Systems (DAEM), Springer (seit 2016)
- * IET Cyber-Physical Systems: Theory & Applications (seit 2016)
- * IEEE Transactions on VLSI Systems (TVLSI) (seit 2017)
- * Chip, Elsevier (seit 2021)
- * Memories - Materials, Devices, Circuits and Systems, Elsevier (seit 2022)

Mitgliedschaften/Memberships

- * Institute of Electrical and Electronics Engineers (IEEE) - Fellow
 - Chair of Technical Committee of Multiple-Valued Logic (2006-2008)
 - Member of Technical Committee on Soft Computing
- * Association for Computing Machinery (ACM) – Fellow
- * Gesellschaft für Informatik (GI)
 - Mitglied der Kooperationsgemeinschaft Rechnergestützter Schaltungs- und Systementwurf
 - Sprecher der Fachgruppe 3: Methoden des Entwurfs und der Verifikation digitaler Schaltungen und Systeme
 - Mitglied der Fachgruppe 5: Testmethoden und Zuverlässigkeit von Schaltungen und Systemen
- * European Design and Automation Association (EDAA)
- * Elsevier Academic Executive Advisory Board (2010-2015)
- * IEEE Computational Intelligence Society – Emergent Technologies Technical Committee: Task Force on Quantum Computing
- * Member of National Academy of Artificial Intelligence (NAAI)
- * Wissenschaftlich-technischer Beirat Deutsches Zentrum für Luft- und Raumfahrt (DLR), Institut für den Schutz maritimer Infrastrukturen
- * Mitglied im wissenschaftlichen Beirat des Digital Science Centers der Christian-Albrechts-Universität zu Kiel (CAU)

Mitarbeit in der akademischen Selbstverwaltung/Collaboration with the Academic Administration

- * Rechnerbeauftragter des Fachbereichs (2002-2003)
- * Bibliotheksbeauftragter des Fachbereichs (2002-2003)
- * Sprecher der Informatik und Prodekan des Fachbereichs (2003-2007)
- * Vertreter der Universität Bremen beim Fakultätentag Informatik (FTI) (2003-2010)

- * Konrektor für Forschung und wissenschaftlichen Nachwuchs (seit 2008-2013)
Im Rahmen dieser Funktion unter anderem
 - Mitglied Vorstand Verein zur Förderung der wissenschaftlichen Forschung in der Freien Hansestadt Bremen (VFWF e.V.)
 - Kurator des Fraunhofer-Instituts für Fertigungstechnik und Angewandte Materialforschung (IFAM)
- * Raumbeauftragter der Informatik (seit 2010)
- * Kolloquiumsbeauftragter des Fachbereichs (seit 2013)
- * Beirat der Alumni der Universität Bremen e.V.
- * Vertreter der Universität Bremen im Fakultätentag Informatik (seit 2013)
- * Mitglied im Akademischen Senat der Universität Bremen (seit 2015)
- * Dekan des Fachbereichs 3 - Mathematik und Informatik (2018-2025)

Initiierung/Initiation

- * Gründung des Doktorandenkollegs „Eingebettete Systeme“ gemeinsam mit Prof. Dr. Jan Peleska im Jahr 2006
- * Gründung EvoHOT – mit Proceedings in Lecture Notes in Computer Science (LNCS)
- * Nominierender Gastgeber für AvH-Forschungspreis an Prof. Kaushik Roy (Purdue, USA) in 2010
- * Gründung und Koordination des Doktorandenkollegs „System Design“ (SyDe) im Rahmen der Exzellenz-Initiative
- * Ausgründung der Firma „SolVerTec – Solution Verification Technologies“ in 2013
- * Nominierender Gastgeber für AvH-Forschungspreis an Prof. Krishendu Chakrabaty (DUKE, USA) in 2013

Gremien/Boards

- * Vorstand Universitätsverband zur Qualifizierung des wissenschaftlichen Nachwuchses in Deutschland (UniWiND), 2013 – 2017
- * DFG-Fachkollegiat (409-07 Rechnerarchitekturen und eingebettete Systeme), seit 2016

Ausgerichtete Tagungen/Organized Conferences in Bremen

2003	GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen
2009	21. Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ)
2011	8. Workshops Cyber-Physical Systems – Enabling Multi-Nature Systems (CPMNS)
2012	ZuE 2012 Zuverlässigkeit und Entwurf 6. GMM/GI/ITG-Fachtagung
2014	IEEE 44th International Symposium on Multiple-Valued Logic (ISMVL)
2015	The Conference on Reversible Computation (RC)
2015	DUHDe – 2 nd Workshop on Design Automation for Understanding Hardware Design
2016	Forum on specification & Design Language (FDL)
2017	20. Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV)
2017	29. Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ)
2018	23rd IEEE European Test Symposium (ETS)
2018	13th International Workshop on Boolean Problems (IWSBP)
2020	14th International Workshop on Boolean Problems (IWSBP)
2022	15th International Workshop on Boolean Problems (IWSBP)

Schriftenverzeichnis/Publications

(a) Diplomarbeit/Diploma Thesis

1. Konstruktion vollständig testbarer Addiererschaltkreise unter dem "robust Path-Delay-Fault" Fehlermodell, Diplomarbeit, J.W. Goethe-Universität, Frankfurt am Main, 1992

(b) Bücher/Books

1. R. Drechsler. Ordered Kronecker Functional Decision Diagrams und ihre Anwendung, Dissertation, Modell Verlag, Karben, ISBN 3-980-50330-5, 1996
2. R. Drechsler, B. Becker. Graphenbasierte Funktionsdarstellung, B.G. Teubner, Stuttgart, ISBN 3-519-02149-8, DOI: 10.1007/978-3-663-01442-3, 1998
3. R. Drechsler, B. Becker. Binary Decision Diagrams: Theory and Implementation, Kluwer Academic Publisher, Dordrecht, ISBN 0-7923-8193-9, 1998
4. R. Drechsler. Evolutionary Algorithms for VLSI CAD, Kluwer Academic Publisher, Dordrecht, ISBN 0-7923-8168-8, 1998
5. R. Drechsler. Formal Verification of Circuits, Kluwer Academic Publisher, Dordrecht, ISBN 0-7923-7858-X, 2000
6. M.A. Thornton, R. Drechsler, D.M. Miller. Spectral Techniques in VLSI CAD, Kluwer Academic Publisher, Dordrecht, ISBN 0-7923-7433-9, 2001
7. R. Drechsler, W. Günther. Towards One-Pass Synthesis, Kluwer Academic Publisher, Dordrecht, ISBN 1-4020-7044-6, 2002
8. A. Sikora, R. Drechsler. Software-Engineering und Hardware-Design, Carl Hanser Verlag, München, ISBN 3-446-21861-0, 2002
9. R. Drechsler, N. Drechsler. Evolutionary Algorithms for Embedded System Design Evolutionary Algorithms for Embedded System Design, Kluwer Academic Publishers, DOI: 10.1007/978-1-4615-1035-2, 2002
10. R. Drechsler. Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, Shaker Verlag, ISBN 978-3-8322-1202-5, 2003
11. R. Ebdndt, G. Fey, R. Drechsler. Advanced BDD Optimization, Kluwer Academic Publisher, Dordrecht, ISBN 978-0387254531, DOI: 10.1007/b107399, 2005
12. B. Becker, R. Drechsler, P. Molitor. Technische Informatik - Eine Einführung, Pearson Deutschland GmbH, München, ISBN 3-8273-7092-2, 2005
13. G. Fey, R. Drechsler. Robustness and Usability in Modern Design Flows, Springer, Heidelberg, ISBN 978-1-4020-6535-4, 2008
14. R. Drechsler, S. Eggersgluß, G. Fey, D. Tille. Test Pattern Generation using Boolean Proof Engines, Springer, Heidelberg, ISBN 978-90-481-2359-9, DOI: 10.1007/978-90-481-2360-5, 2009
15. D. Große, R. Drechsler. Quality-Driven SystemC Design, Springer, Heidelberg, ISBN 978-90-481-3630-8, DOI: 10.1007/978-90-481-3631-5, 2010
16. F. Rogin, R. Drechsler. Debugging at the Electronic System Level, Springer, Heidelberg, ISBN 978-90-481-9254-0, DOI: 10.1007/978-90-481-9255-7, 2010
17. R. Wille, R. Drechsler. Towards a Design Flow for Reversible Logic, Springer, Heidelberg, ISBN 978-90-481-9578-7, DOI: 10.1007/978-90-481-9579-4, 2010
18. S. Eggersgluß, R. Drechsler. High Quality Test Pattern Generation and Boolean Satisfiability, Springer, Heidelberg, ISBN 978-1-4419-9975-7, 2012

19. M. Soeken, R. Drechsler. Formal Specification Level, ISBN: 978-3-319-08699-6, DOI: 10.1007/978-3-319-08699-6, 2014
20. N. Abdessaied, R. Drechsler. Reversible and Quantum Circuits, Springer, ISBN: 978-3-319-31937-7, DOI: 10.1007/978-3-319-31937-7, 2016
21. J. Seiter, R. Wille, R. Drechsler. Automatic Methods for the Refinement of System Models, Springer, ISBN 978-3319414799, DOI: 10.1007/978-3-319-41480-5, 2016
22. R. Drechsler. Formal System Verification State-of-the-Art and Future Trends, Springer, ISBN 978-3-319-57685-5, DOI: 10.1007/978-3-319-57685-5, 2017
23. D. Große, R. Drechsler. Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, Shaker Verlag, ISBN 978-3-8440-4996-1, 2017
24. R. Drechsler, A. Fink, J. Stoppe. Computer: Wie funktionieren Smartphone, Tablet & Co.?, Springer, Taschenbuch, ISBN: 978-3-662-53059-7, DOI: 10.1007/978-3-662-53060-3, 2017
25. A. I. Reis, R. Drechsler. Advanced Logic Synthesis, Springer, ISBN: 978-3-319-67295-3, DOI: 10.1007/978-3-319-67295-3, 2017
26. O. Keszöcze, R. Wille, R. Drechsler. Exact Design of Digital Microfluidic Biochips, Springer, ISBN: 978-3-030-08135-5, DOI: 10.1007/978-3-319-90936-3, 2018
27. A. Chandrasekharan, D. Große, R. Drechsler. Design Automation Techniques for Approximation Circuits, Springer, ISBN: 978-3-030-07550-7, DOI: 10.1007/978-3-319-98965-5, 2018
28. S. Shirinzadeh, R. Drechsler. In-Memory Computing - Synthesis and Optimization, Springer, ISBN: 978-3-030-18028-7, DOI: 10.1007/978-3-030-18026-3, 2020
29. R. Drechsler, M. Soeken (Eds.). Advanced Boolean Techniques, Springer, ISBN: 978-3-030-20325-2, DOI: 10.1007/978-3-030-20323-8, 2020
30. C. S. Große, R. Drechsler (Eds.). Information Storage - A Multidisciplinary Perspective, Springer, ISBN: 978-3-030-19264-8, DOI: 10.1007/978-3-030-19262-4, 2019
31. M. Goli, R. Drechsler. Automated Analysis of Virtual Prototypes at the Electronic System Level – Design Understanding and Applications, Springer, ISBN: 978-3-030-44284-2, DOI: 10.1007/978-3-030-44282-8, 2020
32. V. Herdt, D. Große, R. Drechsler. Enhanced Virtual Prototyping: Featuring RISC-V Case Studies, Springer, ISBN: 978-3-030-54830-8, DOI: 10.1007/978-3-030-54828-5, 2020
33. S. Huhn, R. Drechsler. Design for Testability, Debug and Reliability: Next Generation Measures Using Formal Techniques, Springer, ISBN: 978-3-030-69208-7, DOI: 10.1007/978-3-030-69209-4, 2021
34. R. Drechsler, J. Stoppe. Noch analog oder lebst Du schon? Mit Noerdman durch die Welt von heute... und morgen, Springer, ISBN: 978-3-658-32412-4, DOI: 10.1007/978-3-658-32413-1, 2021
35. R. Drechsler, D. Große. Recent Findings in Boolean Techniques, Springer, ISBN: 978-3-030-68071-8, 2021
36. M. Walter, R. Wille, F. Sill Torres, R. Drechsler. Design Automation for Field-coupled Nanotechnologies, Springer, DOI: 10.1007/978-3-030-89952-3, 2022
37. V. Herdt, D. Große, R. Drechsler. Verbessertes virtuelles Prototyping Mit RISC-V-Fallstudien, Springer, DOI: 10.1007/978-3-031-18174-0, 2023
38. A. Mahzoon, D. Große, R. Drechsler. Formal Verification of Structurally Complex Multipliers, Springer, DOI: 10.1007/978-3-031-24571-8, 2023
39. S. Shirinzadeh, R. Drechsler. In-Memory-Computing Synthese und Optimierung, Springer, DOI: 10.1007/978-3-031-22879-7, 2023
40. R. Drechsler, S. Huhn. Advanced Boolean Techniques, Springer, DOI: 10.1007/978-3-031-28916-3, 2023
41. M. Goli, R. Drechsler. Automatisierte Analyse von virtuellen Prototypen auf der Ebene elektronischer Systeme | Design, Verständnis und Anwendungen, Springer, DOI: 10.1007/978-3-031-36997-1, 2023
42. R. Drechsler, J. Stoppe. Noerdman Comibuch, JR Blendermann Verlag, ISBN: 978-3-910580-07-7, 2023
43. S. Huhn, R. Drechsler. Design für Testbarkeit, Fehlersuche und Zuverlässigkeit Maßnahmen der nächsten Generation unter Verwendung formaler Techniken, Springer, DOI: 10.1007/978-3-031-45319-9, 2023
44. P. Pieper, R. Drechsler. Formal and Practical Techniques for the Complex System Design Process using Virtual Prototypes, Springer, DOI: 10.1007/978-3-031-51692-4, 2024
45. M. Hassan, D. Große, R. Drechsler. Erweiterte virtuelle Prototypen für heterogene Systeme, Springer, DOI: 10.1007/978-3-031-53152-1, 2024

(c) Herausgebertätigkeit/Commission Editor

1. B. Becker, R. Drechsler. Proceedings 8. Workshop GI/ITG/GME "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen", Report 77, Universität Freiburg, Institut für Informatik, 1996
2. R. Drechsler, D.M. Miller. Special Issue on Decision Diagrams, Multiple-Valued Logic – An International Journal, 1998
3. R. Drechsler, D. Sieling. Binary Decision Diagrams in Theory and Practice, Software Tools for Technology Transfer (STTT), Springer, DOI:10.1007/s100090100056, Number 3, pp. 112-136, 2001
4. R. Drechsler, N. Drechsler. Evolutionary Algorithms for Embedded System Design, The Kluwer International Series on Genetic Algorithms and Evolutionary Algorithms (Consulting Editor: David Goldberg), Kluwer Academic Publisher, Dordrecht, ISBN: 978-1-4615-1035-2, DOI: 10.1007/978-1-4615-1035-2, 2002
5. R. Drechsler. Methoden und Beschreibungssprachen zur Modellierung von Schaltungen und Systemen, Shaker Verlag, Aachen, ISBN 3-8322-1202-7, 2003
6. G. Raidl, S. Cagnoni, J. Branke, D. Corne, R. Drechsler, Y. Jin, C. Johnson, P. Machado, E. Marchiori, F. Rothlauf, G. Smith, G. Squillero. Applications of Evolutionary Computing - EvoWorkshops 2004: EvoBIO, EvoCOMNET, EvoHOT, EvoIASP, EvoMUSART, and EvoSTOC, Coimbra, Portugal, April 5-7, 2004, Proceedings, Reihe: Lecture Notes in Computer Science, Band 3005, Springer, Heidelberg, ISBN 3-540-21378-3, DOI: 10.1007/B96500, 2004
7. G. Fey, R. Drechsler. FunTaskIC - Eine integrierte Entwurfsumgebung für SystemC, Shaker Verlag, Aachen, ISBN 3-8322-3675-9, 2005
8. F. Rothlauf, J. Branke, S. Cagnoni, D.W. Corne, R. Drechsler, Y. Jin, P. Machado, E. Marchiori, J. Romero, G.D. Smith, G. Squillero. Applications of Evolutionary Computing - EvoWorkshops 2005: EvoBIO, EvoCOMNET, EvoHOT, EvoIASP, EvoMUSART, and EvoSTOC, Reihe: Lecture Notes in Computer Science, Band 3449, Springer, Heidelberg, ISBN 3-540-25396-3, DOI: 10.1007/B106856, 2005
9. G. Fey, R. Drechsler. FunTaskIC - Eine integrierte Entwurfsumgebung für SystemC, Shaker Verlag, 2005
10. F. Rothlauf, J. Branke, S. Cagnoni, E. Costa, C. Cotta, R. Drechsler, E. Lutton, P. Machado, J.H. Moore, J. Romero, G.D. Smith, G. Squillero, H. Takagi. Applications of Evolutionary Computing - EvoWorkshops 2006: EvoBIO, EvoCOMNET, EvoHOT, EvoIASP, EvoINTERACTION, EvoMUSART, and EvoSTOC, Reihe: Lecture Notes in Computer Science, Band 3907, Springer, Heidelberg, ISBN 978-3-540-33237-4, 2006
11. D. Große, G. Fey, R. Drechsler. SATRIX - Algorithmen für Boolesche Erfüllbarkeit, Shaker Verlag, Aachen, ISBN 978-3-8322-6408-6, 2007
12. M. Giacobini, A. Brabazon, S. Cagnoni, G.A. Di Caro, R. Drechsler, M. Farooq, A. Fink, E. Lutton, P. Machado, S. Minner, M. O'Neill, J. Romero, F. Rothlauf, G. Squillero, H. Takagi, A.S. Uyar. Applications of Evolutionary Computing - EvoWorkshops 2007: Evo-COMNET, EvoFIN, EvoIASP, EvoINTERACTION, EvoMUSART, EvoSTOC, and EvoTrans-Log, Reihe: Lecture Notes in Computer Science, Band 4448, Springer, Heidelberg, ISBN 978-3-540-71804-8, 2007
13. M. Giacobini, A. Brabazon, S. Cagnoni, G.A. Di Caro, R. Drechsler, A. Ekart, A.I. Esparcia-Alcazar, M. Farooq, A. Fink, J. McCormack, M. O'Neill, J. Romero, F. Rothlauf, G. Squillero, S. Uyar, S. Yang. Applications of Evolutionary Computing – EvoWorkshops 2008: EvoCOMNET, EvoFIN, EvoHOT, EvoIASP, EvoMUSART, EvoNUM, EvoSTOC, and EvoTransLog, Reihe: Lecture Notes in Computer Science, Band 4974, Springer, Heidelberg, ISBN 978-3-540-78760-0, 2008
14. C. Di Chio, A. Brabazon, G. Di Caro, R. Drechsler, M. Farooq, J. Grahl, G. Greenfield, C. Prins, J. Romero, G. Squillero, E. Tarantino, A. Tettamanzi, N. Urquhart, A.S. Uyar. Applications of Evolutionary Computation – EvoApplications 2011: EvoCOMNET, EvoFIN, EvoHOT, EvoMUSART, EvoSTIM, and EvoTRANSLOG, Reihe: Lecture Notes in Computer Science, Band 6625, Springer, Heidelberg, ISBN 978-3-642-20519-4, 2011
15. R. Drechsler, I. Ulidowski, R. Wille. Special Issue: Reversible Computation, In Multiple-Valued Logic and Soft Computing, Volume 18, Number 1, pp. 1-3, 2012
16. C. Di Chio, A. Agapitos, S. Cagnoni, C. Cotta, F. Fernández de Vega, G.A. Di Caro, R. Drechsler, A. Ekárt, A.I. Esparcia-Alcázar, M. Farooq, W.B. Langdon, J.-J. Merelo-Guervós, M. Preuss, H. Richter, S. Silva, A. Simões, G. Squillero, E. Tarantino, A. Tettamanzi, J. Togelius, N. Urquhart, A.S. Uyar, G.N. Yannakakis. Applications of Evolutionary Computation – EvoApplications 2012: EvoCOMNET, EvoCOMPLEX, EvoFIN, EvoGAMES, EvoHOT, EvoIASP, EvoNUM, EvoPAR, EvoRISK, EvoSTIM, and EvoSTOC, Reihe: Lecture Notes in Computer Science, Band 7248, Springer, Heidelberg, ISBN 978-3-642-29177-7, 2012

17. R. Drechsler, M. Soeken, R. Wille. Auf dem Weg zum Quantencomputer - Entwurf reversibler Logik, Shaker Verlag, Aachen, ISBN 978-3-8440-1199-9, 2012
18. R. Drechsler. Aspekte der Technischen Informatik: Festschrift zum 60. Geburtstag von Bernd Becker, MV-Wissenschaft, ISBN 978-3-9564-5235-2, 2014
19. R. Wille, R. Drechsler, M.B. Tahoori (Eds.). Special Issue on Reversible Computation, In ACM Journal on Emerging Technologies in Computing Systems, Volume 11, Number 2, pp. 1-2, 2014
20. R. Drechsler. Testing integrated circuits, In it-Information Technology, Volume 56, Number 4, pp. 148-149, Special Issue, DOI: 10.1515/itit-2014-1043, 2014
21. F. Bremmer, R. Drechsler, T. Hofmann, E. Kothe, E. Schleiff. Reihenherausgeber UniWiND von 2014 bis 2017, erschiene UniWiND-Publikationen
 - a. Band 1: Vielfalt erhalten - Verbindlichkeit schaffen. Empfehlungen für einen einheitlichen Doktorandenstatus an deutschen Universitäten
 - b. Band 2: Empfehlungen für den Übergang von der Master- in die Promotionsphase
 - c. Band 3: Nach der Promotion: Übergang zur Postdoc-Phase und in den außeruniversitären Arbeitsmarkt. Unterstützungsangebote an Universitäten und Handlungsempfehlungen zur Förderung des Karriereübergangs
 - d. Band 4 (2. Auflage 2017): Betreuung Promovierender. Empfehlungen und Good Practice für Universitäten und Betreuende
 - e. Band 4: Doctoral Supervision. Recommendations and good practice for universities and doctoral supervisors
 - f. Band 5 (2. Auflage 2017): Qualifizierung in der Postdoc-Phase. Handreichung zur Planung und Umsetzung von Angeboten
 - g. Band 6: Kompetenzen von Nachwuchswissenschaftlerinnen und Nachwuchswissenschaftlern. Entwicklung eines Kompetenzmodells
 - h. Band 7: Promovierendenerfassung. Leitfaden für einen einheitlichen Datensatz
 - i. Band 8: Organisation und Evaluation von Qualifizierungsangeboten für den wissenschaftlichen Nachwuchs. Ein Praxisleitfaden zum internen Qualitätsmanagement
22. R. Wille, O. Keszöcze, R. Drechsler. Synthese- und Optimierungsverfahren für zukünftige Computerparadigmen, Shaker Verlag, gebunden, 2015
23. R. Drechsler, U. Kühne. Formal Modeling and Verification of Cyber-Physical Systems Formal Modeling and Verification of Cyber-Physical Systems, Springer, DOI: 10.1007/978-3-658-09994-7, 2015
24. R. Drechsler, R. Wille. Languages, Design Methods, and Tools for Electronic System Design, Springer International Publishing, Hardcover, 2016
25. M. Soeken, R. Drechsler (Eds.). Natural Language Processing for Electronic Design Automation, Springer, Hardcover, DOI: 10.1007/978-3-030-52273-5, 2020
26. R. Drechsler, D. Große. Recent Findings in Boolean Techniques, Springer, Gebunden und eBook, 2021
27. R. Wille, R. Drechsler (Eds.). Introduction to the Special Issue on Design Automation for Quantum Computing, In ACM Journal on Emerging Technologies in Computing Systems (JETC) ACM Verlag, DOI: 10.1145/3485041, Volume 18, Number 1, pp. 1-2, 2021
28. R. Drechsler, G. Fey. Solving Boolean Problems and Beyond, In it-Information Technology, Volume 66, Number 4-5, pp. 91, Special Issue

(d) Tutorials

1. B. Becker, R. Drechsler. Summer School in Decision Diagrams, Technical University of Denmark, (3 days), August 1996
2. B. Becker, R. Drechsler. Decision Diagrams in Synthesis - Algorithms, Applications and Extensions, In Proceedings of IEEE VLSI Design'97, pp. 46-50, Hyderabad, January 1997
3. R. Drechsler. Evolutionary Algorithms for Computer Aided Design of Integrated Circuits, AAAI Genetic Programming'97 (GP'97), Stanford, July 1997

4. R. Drechsler. Evolutionary Algorithms for CAD of Integrated Circuits, Seventh International Conference on Genetic Algorithms'97 (ICGA'97), East Lansing, July 1997
5. R. Drechsler, H. Esbensen. Winter School in Evolutionary Algorithms, Technical University of Denmark, January 1998
6. R. Drechsler, B. Becker. Decision Diagrams and Their Application, IEEE EUROMICRO, Milano, September 1999
7. A. Sikora, R. Drechsler. Kolleg Programmierbare Logikelemente - Profiwissen und Marktübersicht, VDE Lebenslanges Lernen, Frankfurt, January 2001
8. R. Drechsler, K. Winkelmann. Summer School on Formalware Engineering - Formal Methods for Engineering Software, Lectures on Model Checking for Formally Verifying Hardware in Industry, CISM International Centre for Mechanical Sciences, Udine, September 2001
9. R. Drechsler. Modelling and Verification of Parallel Processes (MOVEP), Lecture on Verification of Hardware, Ecole Central de Nantes, pp. 205-229, Juni 2002
10. R. Drechsler, D. Pradhan. Recent Advances in Verification, Equivalence Checking and SAT Solvers, IEEE International Symposium on Circuits and Systems (ISCAS), Bangkok, 2003
11. D. Pradhan, M. Abadir, R. Drechsler. Recent Advances and Future Challenges in Design Verification, Asia and South Pacific Design Automation Conference 2004 (ASP-DAC), Yokohama, 2004
12. R. Drechsler, J. Ruf. Formal Verification - Today and in the Future, IEEE Design, Automation and Test in Europe (DATE), Munich, 2006
13. D. Borrione, R. Drechsler, E. Encrenaz-Tiphene, G. Fey. Formal and Semi-formal Methods for Correctness and Robustness, IEEE Design, Automation and Test in Europe (DATE), Nice, 2009
14. R. Drechsler, G. Fey. Formal Verification meets Robustness Checking - Techniques and Challenges-, In 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), page 4, Vienna, 2010
15. R. Drechsler, R. Wille. From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL'2011), pp. 78-85, Tuusula, 2011
16. R. Drechsler, I. G. Harris, R. Wille. Generating Formal System Models From Natural Language Descriptions, In IEEE International High Level Design Validation and Test Workshop (HLDVT), pp. 164-165, Huntington Beach, 2012
17. L. Briand, R. Drechsler, M. Soeken. Model Finding and Its Applications, ACM/IEEE International Conference on Model Driven Engineering Languages and Systems (MODELS), Miami, 2013.
18. R. Drechsler, W. Ecker, R. Findenig, I. G. Harris, R. Wille. Design and Verification of Embedded Systems From Natural Language Descriptions, Design, Automation and Test in Europe (DATE), Grenoble, 2013
19. R. Drechsler, M. Soeken, R. Wille. Text statt C++: Automatisierung des Systementwurfs mit Hilfe natürlicher Sprachverarbeitung. GI-Jahrestagung, Koblenz, 2013
20. R. Wille, R. Findenig, R. Drechsler. The Formal Specification Level: Bridging the Gap between the Spec and Its Implementation, Asia and South Pacific Design Automation Conference (ASP-DAC), Singapore, 2014
21. R. Wille, R. Drechsler. Formal Methods for Emerging Technologies, In IEEE International Symposium (DDECS), Belgrade, 2015

(e) Eingeladene Vorträge/Invited Talks

1. R. Drechsler. Ordered Kronecker Functional Decision Diagrams: An Overview, In 1995 Workshop on Post-Binary Ultra-Large Scale Integration, Bloomington, 1995
2. R. Drechsler. Decision Diagrams: An Overview, In Reed-Muller Colloquium UK'95 (RMC), Bristol, 1995
3. R. Drechsler. Extensions of Decision Diagrams to the Word-Level, In Proceedings of 1996 Workshop on Post-Binary Ultra-Large Scale Integration, pp. 1-5, Santiago de Compostela, 1996
4. R. Drechsler, W. Kunz, D. Stoffel, A. Žužek. Decision Diagrams and AND/OR Graphs for Design Automation Problems, In Proceedings of First International Conference on Information, Communication & Signal Processing (ICICS), pp. 246-250, Singapore, 1997

5. R. Drechsler. Evolutionary Algorithms for Computer Aided Design of Integrated Circuits, In Proceedings of International Symposium on IC-Technology, Systems & Applications (ISIC), pp. 302-311, Singapore, 1997
6. R. Drechsler. Multi-valued decision diagrams in hardware verification, In COST 15, WG2/WG3 meeting, Mariehamn, 1998
7. R. Drechsler. Applied Formal Verification - Background, Technology, Experiences In The Seventh International Conference Applications of Computer Systems (ACS), Szczecin, 2000
8. P. Johannsen, R. Drechsler. Utilizing High-Level Information for Formal Hardware Verification, In The Eighth International Conference Applications of Computer Systems (ACS), 2001
9. R. Drechsler, A. Breiter. Hardware Project Management - What we Can Learn from the Software Development Process for Hardware Design? In 4th Conference of Informatics and Information Technologies, pp. 343-354, Bitola, 2003
10. R. Drechsler. Towards Formal Verification on the System Level, In IEEE International Workshop on Rapid System Prototyping, Geneva, pp. 2-5, 2004
11. G. Fey, A. Süflow, R. Drechsler. On the Resolution of Sequential Debugging, In International Workshop on Microprocessor Test and Verification (MTV), Austin, 2010
12. K. Grüttner, A. Herrholz, U. Kühne, D. Große, A. Rettberg, W. Nebel, R. Drechsler. Towards Dependability-aware Design of Hardware Systems using extended Program State Machines, In 2nd IEEE Workshop on Self-Organizing Real-Time Systems, Newport Beach, 2011
13. S. Eggersglüß, R. Drechsler. Formal Analysis Techniques: A Basis for High-Quality Designs, In IEEE International Workshop on Processor Verification, Test and Debug, Trondheim, 2011
14. R. Drechsler, R. Wille. Reversible Circuits: Recent Accomplishments and Future Challenges for an Emerging Technology, 16th VLSI Design and Test Symposium (VDAT), Kolkata, 2012
15. R. Drechsler. Is P=NP in the Cloud – Are we Designing the Right Verification Algorithms?, In IEEE Computer Aided Network Design (CANDE), Dresden, 2012
16. C. Kuznik, M. Oliviera, W. Müller, F. Haedicke, H. Le, D. Große, R. Drechsler. The System Verification Methodology for Advanced TLM Verification, In CODES/ISSS 2012 Special Session Proposal, Tampere, 2012
17. R. Drechsler, M. Diepenbeck, S. Eggersglüß, R. Wille. PASSAT 2.0: A multi-functional SAT-based Testing Framework, In IEEE Latin-American Test Workshop (LATW), Cordoba Argentina, 2013
18. R. Drechsler, M. Soeken. Hardware-Software Co-Visualization: Developing Systems in the Holodeck, In IEEE Symposium on Design and Diagnostic of Electronic Circuits and Systems (DDECS), pp. 1-4, Karlovy Vary, Czech Republic, 2013
19. R. Drechsler. Industry 4.0, In InnoMatNet Workshop, Pushing the Boundaries of Manufacturing with Innovative Design and Materials, Hannover Messe, Hannover, 2013
20. R. Drechsler. Advanced Formal Techniques Along the Design Flow, Test Spring School@IEEE European Test Symposium (TSS@ETS), Sète, 2013
21. R. Drechsler, H. Le, M. Soeken. Self-Verification as the Key Technology for Next Generation Electronic Systems, In Symposium On Integrated Circuits And Systems Design (SBCCI), Aracaju, Brazil, 2014
22. R. Drechsler, J. Seiter, M. Soeken. Coverage at the Formal Specification Level, In International Workshop on Design and Implementation of Formal Tools and Systems (DIFTS), Lausanne, Switzerland, 2014
23. R. Drechsler, S. Autexier, C. Lüth. Model-Based Specification and Refinement for Cyber-Physical Systems, In International Conference on Dynamics in Logistics (LDIC), Bremen, Germany, 2016
24. R. Drechsler, C. Dominik. Edge Verification: Ensuring Correctness under Resource Constraints, In 34th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI), 2021
25. R. Drechsler. Ensuring Correctness by Construction: Polynomial Circuit Verification, In International Conference On Electronics, Communication, Computer Technologies and Optimization Techniques (ICECCOT-2021), Mysuru, Karnataka, India
26. R. Drechsler, A. Mahzoon. Design Modification for Polynomial Formal Verification, In 2021 European Conference on Computer Science and Information Technology (ECCSIT), Budapest, 2021

27. R. Drechsler, A. Mahzoon, L. Weingarten. Polynomial Formal Verification of Arithmetic Circuits, In International Conference on Computational Intelligence and Data Engineering (ICCIDE), Part of the Lecture Notes on Data Engineering and Communications Technologies book series (LNDECT), Volume 99, pp. 457-470, Vijayawada, India, 2021
28. R. Drechsler, A. Mahzoon. Towards Polynomial Formal Verification of Complex Arithmetic Circuits, In 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Prague, 2022
29. R. Drechsler, M. Schnieber. Next-Generation Automatic Human-Readable Proofs Enabling Polynomial Formal Verification, In International Conference on Formal Methods and Models for System Design (MEMOCODE), Hamburg, Germany, 2023
30. R. Drechsler. The Future is Hybrid: Next Generation Data Structures for Formal Verification, In IEEE Asian Test Symposium (ATS), Ahmedabad, India, 2024
31. R. Drechsler. Embracing AI in Education and Research, In Design, Automation and Test in Europe Conference | The European Event for Electronic System Design & Test (DATE), 2026

(f) Beiträge in Büchern/Book Contributions

1. D. Möller, P. Molitor, R. Drechsler. Symmetry based Variable Ordering for ROBDDs, In Logic and Architecture Synthesis - State-of-the-art and novel approaches, G. Saucier and A. Mignotte (Eds.), Chapman & Hall, pp. 70–81, 1995
2. R. Drechsler, B. Becker. OKFDDs - Algorithms, Applications and Extensions, In Representation of Discrete Functions, T. Sasao and M. Fujita (Eds.), Kluwer Academic Publisher, pp. 163-190, 1996
3. R. Werchner, T. Harich, R. Drechsler, B. Becker. Satisfiability Problems for Ordered Functional Decision Diagrams, In Representation of Discrete Functions, T. Sasao and M. Fujita (Eds.), Kluwer Academic Publisher, pp. 233-248, 1996
4. R. Drechsler, N. Drechsler, B. Becker, H. Esbensen. Evolutionary Algorithms for Computer Aided Design of Integrated Circuits, In Soft Computing in Systems and Control Technology, S. Tzafestas (Ed.), World Scientific Series in Robotics and Intelligent Systems - Vol. 18, 1999
5. R. Drechsler, N. Drechsler. VLSI CAD and the Integration of Evolutionary Techniques, In Evolution of Engineering and Information Systems and Their Applications, L. Jain (Ed.), The CRC Press International Series on Computational Intelligence, pp. 275-311, 1999
6. P. Johanssen, R. Drechsler. Utilizing High-Level Information for Formal Hardware Verification, In Advanced Computer Systems, J. Soldek and J. Pejas (Eds.), Kluwer Academic Publisher, pp. 419-431, 2002
7. D. Janković, R. Stanković, R. Drechsler. Tabular Techniques for MV Logic, In Advanced Computer Systems, J. Soldek and J. Pejas (Eds.), Kluwer Academic Publisher, pp. 433-448, 2002
8. R. Drechsler. Hardware-Modellierung mit Software-Erweiterungen, In Taschenbuch Digitaltechnik, C. Siemers and A. Sikora (Eds.), Fachbuchverlag Leipzig, pp. 177-204, 2002
9. R. Drechsler. Advanced Formal Verification, Kluwer Academic Publisher, Dordrecht, 2003.
10. N. Drechsler, R. Drechsler. Exploration of Sequential Depth by Evolutionary Algorithms, In VLSI-SOC: From Systems to Chips, M. Glesner, R. Reis, L. Indrusiak, V. Mooney and H. Ekeking (Ed.), Springer, pp. 73-83, 2006
11. V. Ciriani, A. Bernasconi, R. Drechsler. Stuck-At-Fault Testability of SPP Three-Level Logic Forms, In VLSI-SOC: From Systems to Chips, M. Glesner, R. Reis, L. Indrusiak, V. Mooney, H. Ekeking (Ed.), Springer, pp. 299-313, 2006
12. R. Drechsler, D. Große. System Level Validation Using Formal Techniques, In System On Chip: Next Generation Electronics, B.M. Al-Hashimi (Ed.), Chapter 21, pp. 715-748, IEE Publishing, 2006
13. R. Drechsler, G. Fey. Automatic Test Pattern Generation, In 6th International School on Formal Methods for the Design of Computer, Communication and Software Systems: Hardware Verification (SFM-06:HV), M. Bernado and A. Cimatti (Eds.), LNCS 3965, pp. 30-55, 2006
14. D. Große, R. Siegmund, R. Drechsler. Processor Verification, In Customizable Embedded Processors, P. lenne and R. Leupers (Eds.), Elsevier, pp. 281-302, 2006
15. R. Ebdendt, R. Drechsler. Exact BDD Minimization for Path-Related Objective Functions, In VLSI-SoC: From Systems to Silicon, R. Reis, A. Osseiran, H.-J. Pfleiderer (Eds.), Springer, pp. 299-315, 2007

16. F. Rogin, C. Genz, R. Drechsler, S. Rülke. An Integrated SystemC Debugging Environment, In *Embedded Systems Specification and Design Languages: Selected contributions from FDL'07*, E. Villar (Ed.), Springer, pp. 59-71, 2008
17. D. Große, H. Peraza, W. Klingauf, R. Drechsler. Measuring the Quality of a SystemC Testbench by using Code Coverage Techniques, In *Embedded Systems Specification and Design Languages: Selected contributions from FDL'07*, E. Villar (Ed.), Springer, pp. 73-86, 2008
18. R. Wille, G. Fey, D. Große, S. Eggersglüß, R. Drechsler. SWORD: A SAT like Prover Using Word Level Information, In *VLSI-SoC: Advanced Topics on Systems on a Chip: A Selection of Extended Versions of the Best Papers of the Fourteenth International Conference on Very Large Scale Integration of System on Chip*, R. Reis, V. Mooney, P. Hasler (Eds.), Springer, pp. 175-192, 2009
19. D. Große, R. Wille, R. Siegmund, R. Drechsler. Debugging Contradictory Constraints in Constraint-based Random Simulation, In *Languages for Embedded Systems and their Applications: Selected Contributions on Specification, Design, and Verification from FDL'08*, M. Radetzki (Ed.), Springer, 2009
20. R. Drechsler, T. Junttila, I. Niemelä. Non-Clausal SAT and ATPG, In *Handbook of Satisfiability*, A. Biere, M. Heule, H. van Maaren, T. Walsh (Eds.), IOS Press, pp. 655-693, 2009
21. R. Wille, R. Drechsler. Synthesis of Boolean Functions in Reversible Logic, In *Progress in Applications of Boolean Functions (Synthesis Lectures on Digital Circuits and Systems)*, T. Sasao, J. Butler (Eds.), Morgan and Claypool Publishers, pp. 79-96, 2010
22. R. Wille, D. Große, F. Haedicke, R. Drechsler. SMT-based Stimuli Generation in the SystemC Verification Library, In *Advances in Design Methods from Modeling Languages for Embedded Systems and SoCs: Selected Contributions on Specification, Design, and Verification from FDL 2009*, D. Borrione (Ed.), Springer, pp. 227-244, 2010
23. D. Große, G. Fey, R. Drechsler. Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis, In *Design and Test Technology for Dependable Systems-on-Chip*, R. Ubar, J. Raik, H. Vierhaus (Eds.), Information Science Reference, pp. 119-129, 2011
24. R. Wille, S. Offermann, R. Drechsler. SyReC: A Programming Language for Synthesis of Reversible Circuits, In *System Specification and Design Languages: Selected Contributions from FDL 2010*, T. Kazmierski and A. Morawiec (Eds.), Springer, 2012
25. R. Drechsler, M. Soeken, R. Wille. Formal Specification Level, In *Models, Methods and Tools for Complex Chip Design: Selected Contributions from FDL 2012*, J. Haase (Ed.), Springer, pp. 37-52, 2013
26. R. Drechsler, U. Kühne. Formal Modeling and Verification of Cyber-Physical Systems, Springer, Softcover, 2015
27. D. Große, H. M. Le, R. Drechsler. Formal Verification of SystemC-based Cyber Components, In *Industrial Internet of Things: Cybermanufacturing Systems*, H. Song, S. Jeschke, C. Brecher, D. Rawat, Springer, 2016, pp. 137-167, Hardcover
28. S. Shirinzadeh, M. Soeken, P.-E. Gaillardon, R. Drechsler. Logic Synthesis for Majority based In-Memory Computing, In *Advances in Memristors, Memristive Devices and Systems*, S. Vaidyanathan, and C. Volos, Springer, 2017, pp. 425-448, Hardcover
29. V. Herdt, H. M. Le, D. Große, R. Drechsler. On the Application of Formal Fault Localization to Automated RTL-to-TLM Fault Correspondence Analysis for Fast and Accurate VP-Based Error Effect Simulation: A Case Study, In *Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL 2016*, F. Fummi, R. Wille (Eds.), Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL 2016, Springer, pp. 39-58, 2018, Hardcover
30. S. Fröhlich, D. Große, R. Drechsler. Approximate Hardware Generation Using Formal Techniques, Approximate Circuits: Methodologies and CAD, S. Reda, M. Shafique (Eds.), Springer, pp. 155-174, 2019, Hardcover
31. O. Keszöcze, M. Soeken, R. Drechsler. Computational Complexity of Error Metrics in Approximate Computing, On Further Improvements in the Boolean Domain, B. Steinbach (Edt.), Cambridge Scholars Publishing, 2018, Paperback
32. V. Herdt, H. M. Le, D. Große, R. Drechsler. Towards Early Validation of Firmware-Based Power Management Using Virtual Prototypes: A Constrained Random Approach, On Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL 2017, D. Große, S. Vinco, H. Patel (Eds.), Springer, pp. 25-44, 2019, Hardcover
33. R. Drechsler, C. Lüth. Assistenzsysteme der Zukunft – Nutzen und Potenzial künstlicher Intelligenz, On Brauchen wir eine neue Staatskunst?, H. Lühr (Edt.), Kellner Verlag, pp. 42-47, 2019, Softcover

34. A. Bhattacharjee, C. Bandyopadhyay, B. Mondal, R. Wille, R. Drechsler, H. Rahaman. An Efficient Nearest Neighbor Design for 2D Quantum Circuits, *On Design and Testing of Reversible Logic*, Ashutosh Kumar Singh Masahiro Fujita Anand Mohan (Eds.), Springer, pp. 215-231, 2020, Hardcover
35. S. Fröhlich, D. Große, R. Drechsler. Approximate Memory: Data Storage in the Context of Approximate Computing, C. S. Große, R. Drechsler, Springer, pp. 111-133, 2019, Hardcover
36. S. M. Saeed, A. Zulehner, R. Wille, R. Drechsler, R. Karri. Reversible Circuits: IC/IP Piracy Attacks and Countermeasures, *IEEE Transactions On Very Large Scale Integration (VLSI) Systems*, DOI: 10.1109/TVLSI.2019.2934465, pp. 1-13, 2019
37. M. Hildebrandt, K. Schmitz, R. Drechsler. Modular and Reconfigurable System Design for Underwater Vehicles, *In AI Technology for Underwater Robots*, Springer, DOI:10.1007/978-3-030-30683-0, pp. 59-69, 2019
38. C. Lüth, N. Megow, R. Drechsler, U. Frese. Verification for Autonomous Underwater Systems, *In AI Technology for Underwater Robots*, Springer, DOI:10.1007/978-3-030-30683-0, pp. 169-181, 2019
39. V. Herdt, D. Große, H. M. Le, R. Drechsler. Extensible and Configurable RISC-V Based Virtual Prototype, T. J. Kazmierski, S. Steinhorst, D. Große, Springer, pp. 115-134, 2020, Hardcover
40. R. Wille, B. Li, R. Drechsler, U. Schlichtmann. Automatic Design of Microfluidic Devices: An Overview of Platforms and Corresponding Design Tasks, T. J. Kazmierski, S. Steinhorst, D. Große, Springer, pp. 71-88, 2020, Hardcover
41. S. Autexier, R. Drechsler. Intelligent Umgeben: Ausgewählte Einblicke in 10 Jahre Bremen Ambient Assisted Living Lab, Etezadzadeh, Chirine, Springer, pp. 671-682, 2020, gebunden
42. R. Drechsler, T. Junttila, I. Niemelä. Non-Clausal SAT and ATPG, *In Handbook of Satisfiability (2nd Edition)*, A. Biere, M. Heule, H. van Maaren, T. Walsh (Eds.), IOS Press, pp. 1047-1086, 2021
43. S. Autexier, C. Lüth, R. Drechsler. Das Bremen Ambient Assisted Living Lab und darüber hinaus – Intelligente Umgebungen, smarte Services und Künstliche Intelligenz in der Medizin für den Menschen, *In Künstliche Intelligenz im Gesundheitswesen*, Springer, pp. 835-850, Hardcover, 2022
44. R. Wille, P. Niemann, A. Zulehner, R. Drechsler. Empowering the Design of Reversible and Quantum Logic with Decision Diagrams in Emerging Computing: From Devices to Systems, Springer, pp. 355–369, Hardcover, eBook, 2022
45. K. Qayyum, A. Mahzoon, R. Drechsler. Start Small But Dream Big: On Choosing a Static Variable Order for Multiplier BDDs, *In Advanced Boolean Techniques*, Springer, DOI 10.1007/978-3-031-28916-3, pp. 155-169, 2023
46. M. Merten, M. E. Djeridane, S. Huhn, R. Drechsler. SAT-Based Key Determination Attack for Improving the Quality Assessment of Logic Locking Mechanisms, *In Advanced Boolean Techniques*, Springer, DOI 10.1007/978-3-031-28916-3, pp. 83-94, 2023
47. M. Hassan, T. Vörtler, K. Einwich, R. Drechsler, D. Große. Toward System-Level Assertions for Heterogeneous Systems, *In Advanced Boolean Techniques*, Springer, DOI 10.1007/978-3-031-28916-3, pp. 67-81, 2023
48. A. Mahzoon, R. Drechsler. Polynomial Formal Verification of Carry Look-Ahead Adders, *In Advances in the Boolean Domain*, Cambridge Scholars Publishing, ISBN: 1-5275-8872-6, pp. 93-114, 2023
49. M. Hildebrandt, K. Schmitz, R. Drechsler. Modulares und rekonfigurierbares Systemdesign für Unterwasserfahrzeuge, *In KI-Technologie für Unterwasserroboter*, Springer, DOI:10.1007/978-3-031-42369-7, pp. 65-76, 2023
50. C. Lüth, N. Megow, R. Drechsler, U. Frese. Verifizierung für autonome Unterwassersysteme, *In KI-Technologie für Unterwasserroboter*, Springer, DOI:10.1007/978-3-031-42369-7, pp. 185-198, 2023
51. A. Mahzoon, R. Drechsler. Polynomial Formal Verification of Complex Circuits Using a Hybrid Proof Engine, *In Applicable Formal Methods for Safe Industrial Products - Essays Dedicated to Jan Peleska on the Occasion of His 65th Birthday*, A. E. Haxthausen, W.-I. Huang, M. Roggenbach (Eds.), Springer, DOI: 10.1007/978-3-031-40132-9, pp. 308–319, 2023
52. S. Sengupta, A. Kole, K. Datta, I. Sengupta, R. Drechsler. AQuCiDe: Architecture Aware Decomposition of Quantum Circuits, *In Quantum Computing: Circuits, Systems, Automation and Applications*, Springer, DOI:10.1007/978-3-031-37966-6, pp. 69-87, 2024
53. S. Nabipour, K. Datta, A. Kole, S. Shirinzadeh, R. Drechsler. Memristor-Based In-Memory Logic Design Styles for Neuromorphic and AI Computing, *In Handbook of Industrial Internet of Things*, Springer Nature, 2026

(g) Zeitschriften/Journals

1. B. Becker, R. Drechsler, P. Molitor. On the Generation of Area-Time Optimal Testable Adders, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 14, Number 9, pp. 1049-1066, September 1995
2. H. Hengster, R. Drechsler, B. Becker. On Local Transformations and Path Delay Fault Testability, In Journal of Electronic Testing: Theory and Applications (JETTA), Volume 7, pp. 173-191, December 1995
3. B. Becker, R. Drechsler, R. Werchner. On the Relation between BDDs and FDDs, In Information and Computation, Volume 123, pp. 185-197, December 1995
4. R. Drechsler, B. Becker, N. Göckel, A. Jahnke. A Genetic Algorithm for Decomposition Type Choice in OKFDDs, In International Journal on Artificial Intelligence Tools, Volume 4, Number 4, pp. 525-536, December 1995
5. R. Drechsler, B. Becker. On the Relation between OFDDs and FPRMs, In Electronic Letters, Volume 32, Number 21, pp. 1975-1976, October 1996
6. R. Drechsler, M. Theobald, B. Becker. Fast OFDD based Minimization of Fixed Polarity Reed-Muller Expressions, In IEEE Transactions on Computers, Volume 45, Number 11, pp. 1294-1299, November 1996
7. B. Becker, R. Drechsler. Exact Minimization of Kronecker Expressions for Symmetric Functions, In IEEE Proceedings Computers and Digital Techniques, Volume 143, Number 6, pp. 349-354, November 1996
8. R. Drechsler, B. Becker, N. Göckel. A Genetic Algorithm for Variable Ordering of OBDDs, In IEEE Proceedings Computers and Digital Techniques, Volume 143, Number 6, pp. 364-368, November 1996
9. R. Drechsler, B. Becker. Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 16, Number 1, pp. 1-5, January 1997
10. R. Drechsler, B. Becker, N. Göckel. A Genetic Algorithm for RKRO Minimization, In Expert Systems with Applications: An International Journal, Volume 12, Number 1, pp. 127-139, January 1997
11. R. Drechsler, A. Hett, B. Becker. Symbolic Simulation using Decision Diagrams, In Electronic Letters, Volume 33, Number 8, pp. 665-667, April 1997
12. R. Drechsler, N. Göckel. A Genetic Algorithm for Data Sequencing, In Electronic Letters, Volume 33, Number 10, pp. 843-845, May 1997
13. R. Drechsler, B. Becker. An Overview on Decision Diagrams, In IEEE Proceedings Computers and Digital Techniques, Volume 144, Number 3, pp. 187-193, May 1997
14. R. Drechsler, B. Becker, S. Ruppertz. The K*BMD: A Verification Data Structure, In IEEE Design & Test, pp. 51-59, April-June 1997
15. B. Becker, R. Drechsler, M. Theobald. On the Expressive Power of OKFDDs, In Formal Methods in System Design: An International Journal, Volume 11, Number 1, pp. 5-21, July 1997
16. R. Drechsler. Verification of Multi-Valued Logic Networks, In Multiple-Valued Logic - An International Journal, Volume 3, Number 1, pp. 77-88, 1998
17. R. Drechsler, M. Sauerhoff, D. Sieling. The complexity of the inclusion operation on OFDDs, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 17, Number 5, pp. 457-459, May 1998
18. R. Drechsler, B. Becker. – Ordered Kronecker Functional Decision Diagrams – A Data Structure for Representation and Manipulation of Boolean Functions, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 17, Number 10, pp. 965-973, October 1998
19. R. Drechsler, D.M. Miller. Decision Diagrams in Multi-Valued Logic, Multiple-Valued Logic - An International Journal, Volume 4, pp. 1-8, 1998
20. R. Drechsler, B. Becker, A. Jahnke. On Variable Ordering and Decomposition Type Choice in OKFDDs, In IEEE Transactions on Computers, Volume 47, Number 12, DOI: 10.1109/12.737685, 1998
21. C. Scholl, D. Möller, P. Molitor, R. Drechsler. BDD Minimization Using Symmetries, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 18, Number 2, pp. 81-100, DOI: 10.1109/43.743706, 1999
22. R. Drechsler, H. Hengster, H. Schäfer, J. Hartmann, B. Becker. Testability of 2-Level AND/EXOR Circuits, In Journal of Electronic Testing: Theory and Applications (JETTA), Volume 14, Number 3, pp. 173-192, DOI: 10.1023/A:1008306002882, 1999
23. R. Drechsler. Pseudo Kronecker Expressions for Symmetric Functions, In IEEE Transactions on Computers, Volume 48, Number 9, pp. 987-990, DOI: 10.1109/12.795226, 1999

24. R. Drechsler, B. Becker, N. Drechsler. OKFDD Minimization by Genetic Algorithms with Application to Circuit Design, In INTEGRATION, the VLSI Journal, Volume 28, Issue 2, pp. 121-139, 1999
25. G. Lee, R. Drechsler, M. Perkowski. ETDD-based Synthesis of Two-Dimensional Cellular Arrays for Multi-output Incompletely Specified Boolean Functions, In IEEE Proceedings Computers and Digital Techniques, Volume 146, Number 6, pp. 302-308, November 1999
26. R. Drechsler, B. Becker. EXOR Transform of Inputs to Design Efficient Two-Level AND/EXOR Adders, In Electronic Letters, Volume 36, Number 3, pp. 201-202, February 2000
27. R. Drechsler, N. Drechsler, W. Günther. Fast Exact Minimization of BDDs, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 19, Number 3, pp. 384-389, March 2000
28. W. Günther, R. Drechsler. On the Computational Power of Linearly Transformed BDDs, In Information Processing Letters, Volume 75, Nummer 3, pp. 119-125, DOI: 10.1016/S0020-0190(00)00083-1, 2000
29. R. Drechsler, B. Becker, N. Drechsler. Genetic Algorithm for Minimization of fixed polarity Reed-Muller expressions, In IEE Proceedings Computers and Digital Techniques, Volume 147, Number 5, DOI: 10.1049/ip-cdt:20000743, 2000
30. A. Žužek, R. Drechsler, M. Thornton. Boolean Function Representation and Spectral Characterization Using AND/OR Graphs, In INTEGRATION, the VLSI Journal, Volume 29, Issue 2, pp. 101-116, DOI: 10.1016/S0167-9260(00)00003-1, 2000
31. W. Günther, R. Drechsler. ACTION: Combining Logic Synthesis and Technology Mapping for MUX based FPGAs, In Journal of Systems Architecture - the Euromicro Journal, Volume 46, Issue 14, pp. 1321-1334, DOI: 10.1016/S1383-7621(00)00027-8, 2000
32. R. Drechsler, W. Günther, F. Somenzi. Using Lower Bounds during Dynamic BDD Minimization, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 20, Number 1, pp. 51-57, DOI: 10.1109/43.905674, 2001
33. D. Janković, R. Stanković, R. Drechsler. Decision Diagram Method for Calculation of Pruned Walsh Transform, In IEEE Transactions on Computers, Volume 50, Number 2, pp. 147-157, DOI: 10.1109/12.908990, 2001
34. M. Keim, N. Drechsler, R. Drechsler, B. Becker. Combining GAs and Symbolic Methods for High Quality Tests of Sequential Circuits, In Journal of Electronic Testing: Theory and Applications (JETTA), No. 17, pp. 37-51, DOI: 10.1023/A:1011193725824, 2001
35. R. Drechsler, D. Sieling. Binary Decision Diagrams in Theory and Practice, Software Tools for Technology Transfer (STTT), Springer, Number 3, pp. 112-136, DOI: 10.1007/s10090100056, 2001
36. R. Drechsler, M. Keim, B. Becker. Fault Simulation in Multi-Valued Logic Networks, In Multiple-Valued Logic - An International Journal, Volume 7, Numbers 1-2, pp. 25-47, 2001
37. R. Drechsler. Äquivalenzvergleich digitaler Schaltungen im industriellen Umfeld, it+ti – Informationstechnik und Technische Informatik, Volume 43, Number 4, pp. 200-205, DOI: 10.1524/itit.2001.43.4.200, 2001
38. R. Drechsler, W. Günther. History-based Dynamic BDD Minimization, In INTEGRATION, the VLSI Journal, Volume 31, Issue 1, pp. 51-63, DOI: 10.1016/S0167-9260(01)00021-9, 2001
39. F. Schmiedle, W. Günther, R. Drechsler. Dynamic Re-Encoding During MDD Minimization, In Multiple-Valued Logic - An International Journal, Volume 8, Numbers 5-6, pp. 625-643, 2002
40. M.A. Thornton, R. Drechsler, W. Günther. Logic Circuit Equivalence Checking Using Haar Spectral Coefficients and Partial BDDs, In VLSI Design — An International Journal of Custom-Chip Design, Simulation, and Testing, Special Issue on Spectral Techniques and Decision Diagrams, Volume 14, Number 1, pp. 53-64, February 2002
41. M. Perkowski, B. Falkowski, M. Chrzanowska-Jeske, R. Drechsler. Efficient Algorithms for Creation of Linearly-independent Decision Diagrams and their Mapping to Regular Layouts, In VLSI Design — An International Journal of Custom-Chip Design, Simulation, and Testing, Special Issue on Spectral Techniques and Decision Diagrams, Volume 14, Number 1, pp. 35-52, February 2002
42. F. Schmiedle, N. Drechsler, D. Große, R. Drechsler. Heuristic Learning based on Genetic Programming, In Genetic Programming and Evolvable Machines, Volume 3, pp. 363-388, DOI: 10.1023/A:1020988925923, 2002
43. R. Drechsler. Verifying Integrity of Decision Diagrams, In INTEGRATION, the VLSI Journal, Volume 32, Issue 1-2, pp. 61-75, DOI: 10.1016/S0167-9260(02)00042-1, 2002
44. W. Günther, R. Drechsler. Minimization of Free BDDs, In INTEGRATION, the VLSI Journal, Volume 32, Issue 1-2, pp. 41-59, DOI: 10.1109/ASPDAC.1999.760024, 2002

45. R. Drechsler, W. Günther, S. Höreth. Minimization of Word-level Decision Diagrams, In INTEGRATION, the VLSI Journal, Volume 33, Issue 1-2, pp. 39-70, DOI: 10.1016/S0167-9260(02)00047-0, 2002
46. R. Drechsler, M. Kerttu, P. Lindgren, M. Thornton. Low Power Optimization Techniques for BDD Mapped Circuits Using Temporal Correlation, In Canadian Journal of Electrical and Computer Engineering, Volume 27, Number 4, pp. 159-164, October 2002
47. M. Keim, R. Drechsler, B. Becker, M. Martin, P. Molitor. Polynomial Formal Verification of Multipliers, In Formal Methods in System Design: An International Journal, Volume 22, Issue 1, pp. 39-58, DOI: 10.1023/A:1021752130394, 2003
48. M. Stojcev, I. Milentijevic, D. Kehagias, R. Drechsler, M. Gusev. Computer Architecture Core of Knowledge for Computer Science Studies, In Cyprus Computer Society Journal, Volume I, Edition 4, pp. 39-41, April 2003
49. F. Schmiedle, R. Drechsler, B. Becker. Exact Routing with Search Space Reduction, In IEEE Transactions on Computers, Volume 52, Number 6, pp. 815-825, DOI: 10.1109/TC.2003.1204836, 2003
50. W. Günther, R. Drechsler. Efficient Minimization and Manipulation of Linearly Transformed Binary Decision Diagrams, In IEEE Transactions on Computers, Volume 52, Number 9, pp. 1196-1209, DOI: 10.1109/TC.2003.1228514, 2003
51. D. Große, R. Drechsler. Ein Ansatz zur formalen Verifikation von Schaltungsbeschreibungen in SystemC, In it - information technology, Volume 45, Number 4, pp. 219-226, DOI: 10.1524/itit.45.4.219.22731, 2003
52. R. Drechsler, W. Günther, T. Eschbach, L. Linhard, G. Angst. Recursive Bi-Partitioning of Netlists for Large Number of Partitions, In Journal of Systems Architecture - the Euromicro Journal, Volume 49, pp. 521-528, DOI: 10.1109/DSD.2002.1115349, 2003
53. R. Ebdendt, W. Günther, R. Drechsler. An Improved Branch and Bound Algorithm for Exact BDD Minimization, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 22, Number 12, pp. 1657-1663, DOI: 10.1109/TCAD.2003.819427, 2003
54. R. Drechsler, J. Shi, G. Fey. Synthesis of Fully Testable Circuits from BDDs, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 23, Number 3, pp. 440-443, DOI: 10.1109/TCAD.2004.823342, 2004
55. D. Janković, R. Drechsler. Method for Construction of Recursive Algorithms for Reed- Muller-Fourier Polarity Matrices Calculation, In Multiple-Valued Logic and Soft Computing, Volume 10, Numbers 1, pp. 29-50, 2004
56. R. Drechsler. Using Word-Level Information in Formal Hardware Verification, In Automation and Remote Control, Volume 65, Issue 6, pp. 963-977, DOI: 10.1023/B:AURC.0000030907.28679.82, 2004
57. R. Drechsler, D. Janković, R. Stanković. Generic Implementation of Multi-Valued Decision Diagram Packages, In Multiple-Valued Logic and Soft Computing, Volume 11, Numbers 1-2, pp. 1-18, 2005
58. R. Drechsler, D. Große. System Level Validation Using Formal Techniques, In IEEE Proc. Computers & Digital Techniques, Vol. 152, No. 3, DOI: 10.1049/ip-cdt:20045073, 2005
59. A. Breiter, G. Fey, R. Drechsler. Project-Based Learning in Student Teams in Computer Science Education, In FACTA UNIVERSITATIS (NIS), Series: Electronics and Energetics, Volume 18, Issue No. 2, pp. 165-180, DOI: 10.2298/FUEE0502165B, 2005
60. R. Ebdendt, W. Günther, R. Drechsler. Combining Ordered Best-First Search with Branch and Bound for Exact BDD Minimization, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 24, Number 10, pp. 1515-1529, DOI: 10.1109/TCAD.2005.852053, 2005
61. G. Fey, R. Drechsler. Minimizing the Number of Paths in BDDs: Theory and Algorithm, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 25, Number 1, pp. 4-11, DOI: 10.1109/TCAD.2005.852662, 2006
62. R. Ebdendt, R. Drechsler. The Effect of Improved Lower Bounds in Dynamic BDD Reordering, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 25, Number 5, pp. 902-909, DOI: 10.1109/TCAD.2005.854632, 2006
63. R. Ebdendt, R. Drechsler. Exact minimization of path-related objective functions for binary decision diagrams, In IEE Proceedings Computers & Digital Techniques, Volume 153, Number 4, pp. 231-242, DOI: 10.1049/ip-cdt:20050181, 2006
64. V. Ciriani, A. Bernasconi, R. Drechsler. Testability of SPP Three-Level Logic Networks in Static Fault Models, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 25, Number 10, pp. 2241-2248, DOI: 10.1109/TCAD.2005.862746, 2006
65. B. Muranko, R. Drechsler. Technische Dokumentation von Soft- und Hardware in eingebetteten Systemen, In it - information technology, Volume 49, Number 2, pp. 110-117, DOI: 10.1524/itit.2007.49.2.110, 2007

66. D. Große, R. Drechsler. BDD-based Verification of Scalable Designs, In FACTA UNIVERSITATIS (NIS), Series: Electronics and Energetics, vol. 20, No. 3, pp. 367-379, DOI: 10.2298/FUEE0703367G, 2007
67. R. Wille, G. Fey, R. Drechsler. Building Free Binary Decision Diagrams Using SAT Solvers, In FACTA UNIVERSITATIS (NIS), Series: Electronics and Energetics, vol. 20, No. 3, pp. 381-394, DOI: 10.2298/FUEE0703381W, 2007
68. R. Drechsler, G. Fey, S. Kinder. An Integrated Approach for Combining BDDs and SAT Provers, In FACTA UNIVERSITATIS (NIS), Series: Electronics and Energetics, vol. 20, No. 2, pp. 415-436, DOI: 10.2298/FUEE0703415D, 2007
69. G. Fey, S. Staber, R. Bloem, R. Drechsler. Automatic Fault Localization for Property Checking, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 27, Number 6, pp. 1138-1149, DOI: 10.1109/TCAD.2008.923234, 2008
70. D. Große, U. Kühne, R. Drechsler. Analyzing Functional Coverage in Bounded Model Checking, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 27, Number 7, pp. 1305-1314, DOI: 10.1109/TCAD.2008.925790, 2008
71. S. Safarpour, A. Veneris, R. Drechsler. Improved SAT-based Reachability Analysis with Observability Don't Cares, In Journal on Satisfiability, Boolean Modeling and Computation, Special Volume on Application of Constraints to Formal Verification, Volume 5, pp. 1-25, DOI: 10.3233/SAT190050, 2008
72. A. Bernasconi, V. Ciriani, R. Drechsler, T. Villa. Logic Minimization and Testability of 2-SPP Networks, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 27, Number 7, pp. 1190-1202, DOI: 10.1109/TCAD.2008.923072, 2008
73. G. Fey, A. Bernasconi, V. Ciriani, R. Drechsler. On the Construction of Small Fully Testable Circuits with Low Depth, In Embedded Hardware Design - Microprocessors and Microsystems, Special Issue, Volume 32, Issues 5-6, pp. 263-269, DOI: 10.1016/j.micpro.2008.03.005, 2008
74. R. Drechsler, S. Eggersgluß, G. Fey, A. Glowatz, F. Hapke, J. Schloeffel, D. Tille. On Acceleration of SAT-based ATPG for Industrial Designs, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 27, Number 7, pp. 1329-1333, DOI: 10.1109/TCAD.2008.923107, 2008
75. S. Kinder, R. Drechsler. Modeling and Proving Completeness in Formal Verification of Counting Heads, Software Tools for Technology Transfer, Volume 10, Number 6, pp. 521-534, Springer, DOI: 10.1007/s10009-008-0084-z, 2008
76. D. Große, R. Wille, G. Dueck, R. Drechsler. Exact Multiple Control Toffoli Network Synthesis with SAT Techniques, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 28, Number 5, pp. 703-715, DOI: 10.1109/TCAD.2009.2017215, 2009
77. F. Rogin, T. Klotz, G. Fey, R. Drechsler, S. Rülke. Advanced Verification by Automatic Property Generation, In IET Computers & Digital Techniques, Volume 3, Issue 4, pp. 338-353, DOI: 10.1049/iet-cdt.2008.0110, 2009
78. R. Drechsler, S. Eggersgluß, G. Fey, J. Schlöffel, D. Tille. Effiziente Erfüllbarkeitsalgorithmen für die Generierung von Testmustern, In it - information technology, Volume 51, Nummer 2, pp. 102-111, DOI: 10.1524/itit.2009.0529, 2009
79. R. Ebdndt, R. Drechsler. Weighted A* search - unifying view and application, In Artificial Intelligence, Volume 173, Issue 15, pp. 1310-1342, DOI: 10.1016/j.artint.2009.06.004, 2009
80. D. Große, R. Wille, G. Dueck, R. Drechsler. Exact Synthesis of Elementary Quantum Gate Circuits, In Multiple-Valued Logic and Soft Computing, Special Issue International Symposium on Multiple-Valued Logic, Volume 15, Number 4, pp. 283-300, DOI: 10.1109/ISMVL.2008.42, 2009
81. B. Scholz-Reiter, M. Lütjen, C. Ruthenbeck, F. Harjes, R. Drechsler, D. Große. Formale Verifikation von logistischen Prozessmodellen, In ERP Management Zeitschrift für unternehmensweite Anwendungssysteme, Volume 5, Nummer 4, pp. 44-47, 2009
82. C. Genz, R. Drechsler. Overcoming the limitations of data introspection for SystemC, In The Technical Journal for the Electronic Design Automation Community (Eda Tech Forum), Volume 6, Issue 5, pp. 30-34, DOI: 10.1109/DATE.2009.5090734, 2009
83. S. Eggersgluß, G. Fey, A. Glowatz, F. Hapke, J. Schloeffel, R. Drechsler. MONSOON: SAT-based ATPG for Path Delay Faults Using Multiple-Valued Logics, In Journal of Electronic Testing: Theory and Applications, Volume 26, Number 3, pp. 307-322, DOI: 10.1007/s10836-010-5146-y, 2010
84. R. Wille, R. Drechsler. Synthese reversibler Logik, In it - information technology, Volume 52, Issue 1, pp. 30-38, DOI: 10.1524/itit.2010.0568, 2010
85. R. Wille, R. Drechsler. Effect of BDD Optimization on Synthesis of Reversible and Quantum Logic, In Electronic Notes in Theoretical Computer Science (ENTCS), Volume 253, Issue 6, pp. 57-70, DOI: 10.1016/j.entcs.2010.02.006, 2010

86. D. Tille, S. Eggensgluß, R. Drechsler. Incremental Solving Techniques for SAT-based ATPG, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 29, Number 7, pp. 1125-1130, DOI: 10.1109/TCAD.2010.2044673, 2010
87. G. Fey, A. Süllow, S. Frehse, R. Drechsler. Automatische formale Verifikation der Fehlertoleranz von Schaltkreisen, In it - information technology, Volume 52, Issue 4, pp. 216-223, DOI: 10.1524/itit.2010.0594, 2010
88. U. Kühne, D. Große, R. Drechsler. Towards Fully Automatic Synthesis of Embedded Software, In IEEE Embedded Systems Letters, Volume 2, Number 3, pp. 53-57, DOI: 10.1109/LES.2010.2049983, 2010
89. M. Saeedi, R. Wille, R. Drechsler. Synthesis of Quantum Circuits for Linear Nearest Neighbor Architectures, In Quantum Information Processing, Volume 10, Issue 3, pp. 355-277, DOI :10.1007/s11128-010-0201-2, 2010
90. R. Wille, R. Drechsler. BDD-Based Synthesis of Reversible Logic, In International Journal of Applied Metaheuristic Computing, Volume 1, Number 4, pp. 25-41, DOI: 10.1145/1629911.1629984, 2010
91. U. Kühne, D. Große, R. Drechsler. Towards Fully Automatic Synthesis of Embedded Software, In IEEE Embedded Systems Letters, Volume 2, Number 3, pp. 53-57, DOI: 10.1109/LES.2010.2049983, 2010
92. R. Wille, D. Große, S. Frehse, G. Dueck, R. Drechsler. Debugging Reversible Circuits, In INTEGRATION, the VLSI Journal, Volume 41, Number 1, pp. 51-61, DOI: 10.1016/j.vlsi.2010.08.002, 2011
93. G. Fey, A. Süllow, S. Frehse, R. Drechsler. Effective Robustness Analysis using Bounded Model Checking Techniques, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 30, Number 8, pp. 1239-1252, DOI: 10.1109/TCAD.2011.2120950, 2011
94. S. Eggensgluß, R. Drechsler. Efficient Data Structures and Methodologies for SAT-based ATPG providing High Fault Coverage in Industrial Application, In IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Volume 30, Number 9, pp. 1411-1415, DOI: 10.1109/TCAD.2011.2152450, 2011
95. M. Soeken, S. Frehse, R. Wille, R. Drechsler. RevKit: A Toolkit for Reversible Circuit Design, In Multiple-Valued Logic and Soft Computing, Volume 18, Number 1, pp. 55-65, 2012
96. H. Le, D. Große, R. Drechsler. Automatic TLM Fault Localization for SystemC, In IEEE Transactions on Computer Aided Design of Integrated Circuit and Systems, Volume 31, Issue 8, pp. 1249-1262, DOI: 10.1109/TCAD.2012.2188800, 2012
97. S. Eggensgluß, R. Drechsler. A Highly Fault-Efficient SAT-Based ATPG Flow, In IEEE Design & Test, Volume 29, Issue 4, pp. 63-70, DOI: 10.1109/MDT.2012.2205479, 2012
98. R. Drechsler, I. Ulidowski, R. Wille (editors). Special Issue on Reversible Computation, In Multiple-Valued Logic and Soft Computing, Volume 18, Number 1, pp. 1-3, 2012
99. M. Soeken, R. Wille, R. Drechsler. Formale Verifikation von UML-basierten Spezifikationen, Prüfung der Korrektheit von Systementwürfen vor deren Implementierung, In Industrie Management 1/2013, pp. 44-48, 2013
100. R. Wille, M. Soeken, N. Przigoda, R. Drechsler. Effect of negative Control Lines on the Exact synthesis of Reversible Circuits, In Multiple-Valued Logic and Soft Computing, Volume 21, pp. 627-640, 2013
101. E.A. Kirchner, R. Drechsler. A Formal Model for Embedded Brain Reading, In Industrial Robot: an International Journal, Volume 40, Number 6, pp. 530-540, DOI 10.1108/IR-01-2013-318, 2013
102. R. Wille, M. Soeken, M. Miller, R. Drechsler. Trading Off Circuit Lines and Gate Costs in The Synthesis of Reversible Logic, In INTEGRATION, the VLSI Journal, Volume 47, Issue 2, pp. 284-294, DOI: 10.1016/j.vlsi.2013.08.002, 2013
103. M. Soeken, M. Miller, R. Drechsler. Quantum Circuits employing roots of the Pauli Matrices, In Physical Review A, Volume 88, Issue 4, DOI: 10.1103/PhysRevA.88.042322, 2013
104. R. Wille, A. Lye, R. Drechsler. Considering Nearest Neighbor Constraints of Quantum Circuits at the Reversible Circuit Level, In Quantum Information Processing, Volume 13, pp. 185-199, DOI: 10.1007/s11128-013-0642-5, 2013
105. D. Große, G. Fey, R. Drechsler. Enhanced Formal Verification Flow For Circuits Integrating Debugging and Coverage Analysis, In Electronic Communications of the EASST, Volume 62, pp. 62:13, DOI 10.14279/tuj.eceasst.62.860, 2013

- 106.N. Abdessaied, M. Soeken, M. Kirkedal Thomsen, R. Drechsler. Upper bounds for reversible circuits based on Young subgroups, In *Information Processing Letters*, Volume 114, pp. 282-286, DOI: 10.1016/j.ipl.2014.01.003, 2014
- 107.R. Wille, A. Lye, R. Drechsler. Exact Reordering of Circuit Lines for Nearest Neighbor Quantum Architectures, In *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, Volume 33, Number 12, pp. 1818-1831, DOI: 10.1109/TCAD.2014.2356463, 2014
- 108.S. Eggersglüß, R. Drechsler. An effective fault ordering heuristic for SAT-based dynamic test compaction techniques, In *Information Technology*, Volume 56, Number 4, pp. 157-164, Special Issue, DOI: 10.1515/itit-2013-1041, 2014
- 109.K. Datta, I. Sengupta, H. Rahaman, R. Drechsler. An Approach to Reversible Logic Synthesis Using Input and Output Permutations, In *Transactions on Computational Science*, Volume 24, pp. 92-110, DOI: 10.1007/978-3-662-45711-5_6, 2014
- 110.C. Bandyopadhyay, H. Rahaman, R. Drechsler. Improved Cube List Based Cube Pairing Approach for Synthesis of ESOP Based Reversible Logic. *Transactions on Computational Science* 24, pp. 129-146, DOI: 10.1007/978-3-662-45711-5_8, 2014
- 111.N. Drechsler, A. Sülflow, R. Drechsler. Incorporating User Preferences in Many-Objective Optimization using Relation epsilon-Preferred, In *Natural Computing*, Volume 14, Issue 3, pp. 469-483, DOI: 10.1007/s11047-014-9422-0, 2015
- 112.C. Große, L. Jungmann, R. Drechsler. Benefits of illustrations and videos for technical documentations, In *Computers in Human Behavior*, Volume 45, Issue C, pp. 109-120, DOI 10.1016/j.chb.2014.11.095, 2015
- 113.J. Stoppe, R. Drechsler. Analysing SystemC Designs - SystemC Analysis Approaches for Varying Applications, In *Sensors*, Volume 15, Number 4, pp. 10399-10421, DOI: 10.3390/s150510399, 2015
- 114.R. Wille, O. Keszocze, T. Boehnisch, A. Kroker, R. Drechsler. Scalable One-Pass Synthesis for Digital Microfluidic Biochips, In *IEEE Design & Test of Computers*, Volume 32, Issue 66, pp. 41-50, DOI: 10.1109/MDAT.2015.2455344, 2015
- 115.P. Niemann, R. Wille, D. M. Miller, M. A. Thornton, R. Drechsler. QMDDs: Efficient Quantum Function Representation and Manipulation, In *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, Volume 35, Number 1, pp. 86-99, DOI: 10.1109/TCAD.2015.2459034, 2015
- 116.J. Stoppe, R. Drechsler. KI-Unterstützung im Systementwurf, In *Industrie Management* 1/2015, pp.21-24, 2015
- 117.M. Soeken, R. Drechsler, R. X. Fischer. Atomic distributions in crystal structures solved by Boolean satisfiability techniques, In *Zeitschrift für Kristallographie - Crystalline Materials*, Z. Kristallogr. 231(2): 107–111, DOI: 10.1515/zkri-2015-1887, 2015
- 118.M. Soeken, R. Wille, O. Keszöcze, D. M. Miller, R. Drechsler. Embedding of Large Boolean Functions for Reversible Logic, In *Journal on Emerging Technologies in Computing Systems*, Volume 12, Issue 4, pp. 1–26, DOI 10.48550/arXiv.1408.3586, 2016
- 119.M. Soeken, L. Tague, G. W. Dueck, R. Drechsler. Ancilla-free synthesis of large reversible functions using binary decision diagrams, In *Journal of Symbolic Computation*, Volume 73 Issue C, pp. 1–26, DOI 10.48550/arXiv.1408.3955, 2016
- 120.N. Abdessaied, M. Amy, R. Drechsler, M. Soeken. Complexity of Reversible Circuits and their Quantum Implementations, In *Theoretical Computer Science*, Volume 618, pp. 85–106, DOI: 10.1016/j.tcs.2016.01.011, 2016
- 121.N. Przigoda, R. Wille, R. Drechsler. Analyzing Inconsistencies in UML/OCL Models, In *Journal of Circuits, Systems and Computers*, Volume 25, Issue 03, DOI: 10.1142/S0218126616400211, 2016
- 122.A. Deb, D. K. Das, H. Rahaman, R. Wille, R. Drechsler, B. B. Bhattacharya. Reversible Synthesis of Symmetric Functions with a Simple Regular Structure and Easy Testability, In *Journal on Emerging Technologies in Computing Systems*, Volume 12, Issue 4, pp. 1-29, DOI: 10.1145/2894757, 2016
- 123.C. Rosebrock, S. Shirinzadeh, M. Soeken, N. Riefler, T. Wriedt, R. Drechsler, L. Mädler. Time-resolved detection of diffusion limited temperature gradients inside single isolated burning droplets using

Rainbow Refractometry, In *Combustion and Flame*, Volume 168, pp. 255-269, DOI: 10.1016/j.combustflame.2016.03.007, 2016

- 124.S. Eggersgluß, K. Schmitz, R. Krenz-Baath, R. Drechsler. On Optimization-based ATPG and its Application for Highly Compacted Test Sets, In *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, Volume 35, Number 12, pp. 2104-2117, DOI: 10.1109/TCAD.2016.2552822, 2016
- 125.R. Wille, E. Schönborn, M. Soeken, R. Drechsler. SyReC: A Hardware Description Language for the Specification and Synthesis of Reversible Circuits, In *INTEGRATION, the VLSI Journal*, Volume 53, Number 3, pp. 39-53, DOI: 10.1016/j.vlsi.2015.10.001, 2016
- 126.N. Przigoda, M. Soeken, R. Wille, R. Drechsler. Verifying the Structure and Behavior in UML/OCL Models Using Satisfiability Solvers, In *IET Cyber-Physical Systems: Theory & Applications*, Volume 1, Issue 1, pp. 49-59, DOI: 10.1049/iet-cps.2016.0022, 2016
- 127.H. Riener, F. Haedicke, S. Frehse, M. Soeken, D. Große, R. Drechsler, G. Fey. metaSMT: Focus On Your Application And Not On Solver Integration, In *International Journal of Software Tools for Technology Transfer*, Volume 19, pp. 605–621, DOI 10.1007/s10009-016-0426-1, 2017
- 128.A. Deb, R. Wille, O. Keszöcze, S. Hillmich, R. Drechsler. Gates vs. Splitters: Contradictory Optimization Objectives in the Synthesis of Optical Circuits, In *Journal on Emerging Technologies in Computing Systems*, Vol. 13, Issue 1, pp. 1-13, DOI: 10.1145/2904445, 2017
- 129.P. Gonzalez-de-Aledo, N. Przigoda, R. Wille, R. Drechsler, P. Sanchez. Towards a Verification Flow Across Abstraction Levels: Verifying Implementations Against Their Formal Specification, In *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, 36(3), pp. 475-488, DOI: 10.1109/TCAD.2016.2611494, 2017
- 130.A. Deb, R. Wille, O. Keszöcze, S. Shirinzadeh, R. Drechsler. Synthesis of optical circuits using binary decision diagrams, In *Integration, the VLSI Journal*, Volume 59, pp. 42-51, DOI: 10.1016/j.vlsi.2017.05.001, 2017
- 131.M. Soeken, P.-E. Gaillardon, S. Shirinzadeh, R. Drechsler, G. De Micheli. A PLiM computer for the IoT, In *Computer*, Volume 50, Issue 6, pp. 35-40, DOI: 10.1109/MC.2017.173, 2017
- 132.F. Sill Torres, R. Wille, P. Niemann, R. Drechsler. An Energy-aware Model for the Logic Synthesis of Quantum-Dot Cellular Automata, In *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, Volume 37, Issue 12, pp. 3031-3041, DOI: 10.1109/TCAD.2018.2789782, 2018
- 133.R. Wille, O. Keszöcze, L. Othmer, M. Kirkedal Thomsen, R. Drechsler. An Automated Approach for Generating and Checking Control Logic for Reversible Hardware Description Language-Based Designs, In *Journal of Low Power Electronics*, Volume 13, Number 4, pp. 633-641, DOI: 10.1166/jolpe.2017.1515, 2017
- 134.N. Przigoda, P. Niemann, J. Gomes Filho, R. Wille, R. Drechsler. Frame Conditions in the Automatic Validation and Verification of UML/OCL Models: A Symbolic Formulation of modifies only Statements, In *Computer Languages, Systems & Structures*, Volume 54, pp. 512-527, DOI: 10.1016/j.cl.2017.11.002, 2018
- 135.S. Shirinzadeh, M. Soeken, P.-E. Gaillardon, R. Drechsler. Logic synthesis for RRAM-based in-memory computing, In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Volume 37, Issue 7, pp. 1422-1435, DOI: 10.1109/TCAD.2017.2750064, 2018
- 136.V. Herdt, H. M. Le, D. Große, R. Drechsler. Verifying SystemC using Intermediate Verification Language and Stateful Symbolic Simulation, In *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, Volume 38, Issue 7, pp. 1359-1372, DOI: 10.1109/TCAD.2018.2846638, 2019
- 137.O. Keszöcze, P. Niemann, A. Friedemann, R. Drechsler. On the complexity of design tasks for Digital Microfluidic Biochips, In *Microelectronics Journal*, Volume 78, pp. 35-45, DOI: 10.1016/j.mejo.2018.05.013, 2018
- 138.C. Große, C. Sobich, S. Huhn, M. Leuschner, R. Drechsler, L. Mädler. Arduinos in der Schule - Lernen mit Mikrocontrollern, In *Computer + Unterricht*, Volume 110, May 2018, pp. 43-45, 2018

139. M. Diepenbeck, U. Kühne, M. Soeken, D. Große, R. Drechsler. Behaviour Driven Development for Hardware Design, In *IPSI Transactions on System LSI Design Methodology*, Volume 11, pp. 29-45, DOI: 10.2197/ipsjtsldm.11.29, 2018
140. O. Keszöcze, M. Soeken, R. Drechsler. The complexity of error metrics, In *Information Processing Letters*, Volume 139, pp. 1-7, DOI: 10.1016/j.ipl.2018.06.010, 2018
141. M. Goli, M. Hassan, D. Große, R. Drechsler. Security Validation of VP-based SoCs Using Dynamic Information Flow Tracking, In *Information Technology*, Volume 61, Number 1, pp. 45-58, DOI: 10.1515/itit-2018-0027, 2019
142. S. Huhn, S. Frehse, R. Wille, R. Drechsler. Determining Application-specific Knowledge for Improving Robustness of Sequential Circuits, In *IEEE Transactions On Very Large Scale Integration (VLSI) Systems*, Volume 27, Issue 4, pp. 875-887, DOI: 10.1109/TVLSI.2018.2890601, 2019
143. F. Bache, C. Plump, J. Wloka, T. Güneysu, R. Drechsler. Evaluation of (power) side-channels in cryptographic implementations, In *Information Technology*, Volume 61, Number 1, pp. 15-28, DOI: 10.1515/itit-2018-0028, 2019
144. V. Herdt, H. M. Le, D. Große, R. Drechsler. Combining Sequentialization-based Verification of Multi-Threaded C Programs with Symbolic Partial Order Reduction, In *International Journal of Software Tools for Technology Transfer*, Volume 21, Number 5, pp. 545-565, DOI: 10.1007/s10009-019-00507-5, 2019
145. M. Walter, R. Wille, D. Große, F. Sill Torres, R. Drechsler. Placement & Routing for Tile-based Field-coupled Nanocomputing Circuits is NP-complete, In *Journal on Emerging Technologies in Computing Systems*, Volume 15, Issue 3, pp. 1-10, DOI: 10.1145/3312661, 2019
146. A. Toenjes, H. Sonnenberg, C. Plump, R. Drechsler, A. von Hehl. Measurement and Evaluation of Calorimetric Descriptors for the Suitability for Evolutionary High-Throughput Material Development, In *Metals*, Volume 9, Number 2, pp. 1-12, DOI: 10.3390/met9020149, 2019
147. F. Sill Torres, R. Wille, P. Niemann, R. Drechsler. Near Zero-Energy Computation Using Quantum-dot Cellular Automata, In *Journal on Emerging Technologies in Computing Systems*, Volume 16, Issue 1, pp. 1-16, DOI 10.1145/3365394, 2020
148. S. M. Saeed, A. Zulehner, R. Wille, R. Drechsler, R. Karri. Reversible Circuits: IC/IP Piracy Attacks and Countermeasures, In *IEEE Transactions On Very Large Scale Integration (VLSI) Systems*, Volume 27, Issue 11, pp. 2523-2535, DOI: 10.1109/TVLSI.2019.2934465, 2019
149. M. Goli, J. Stoppe, R. Drechsler. Automated Non-intrusive Analysis of Electronic System Level Designs, In *Automated Non-intrusive Analysis of Electronic System Level Designs*, In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Volume 39, Issue 2, pp. 492-505, DOI: 10.1109/TCAD.2018.2889665, 2020
150. X. Cui, S. Saeed, A. Zulehner, R. Wille, R. Drechsler, K. Wu, R. Karri. On the Difficulty of Inserting Trojans in Reversible Computing Architectures, In *IEEE Transactions on Emerging Topics in Computing*, Volume 8, Issue 4, pp. 960-972, DOI 10.1109/TETC.2018.2823315, 2020
151. V. Herdt, D. Große, P. Pieper, R. Drechsler. RISC-V based Virtual Prototype: An Extensible and Configurable Platform for the System-level, In *Journal of Systems Architecture - Embedded Software Design*, Volume 109, DOI: 10.1016/j.sysarc.2020.101756, 2020
152. M. Goli, R. Drechsler. PREASC: Automatic Portion Resilience Evaluation for Approximating SystemC-based Designs using Regression Analysis Techniques, In *ACM Transactions on Design Automation of Electronic Systems*, Volume 25, Issue 5, pp. 1-28, DOI: 10.1145/3388140, 2020
153. F. Sill Torres, P. A. Silva, G. Fontes, M. Walter, J. Augusto M. Nacif, R. Santos Ferreira, O. Paranaíba Vilela Neto, J. F. Chaves, R. Wille, P. Niemann, D. Große, R. Drechsler. On the Impact of the Synchronization Constraint and Interconnections in Quantum-dot Cellular Automata, In *Microprocessors and Microsystems (MICPRO)*, Volume 76, DOI: 10.1016/j.micpro.2020.103109, 2020
154. P. Niemann, A. Zulehner, R. Drechsler, R. Wille. Overcoming the Trade-off Between Accuracy and Compactness in Decision Diagrams for Quantum Computation, In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Volume 39, Issue 12, pp. 4657-4668, DOI: 10.1109/TCAD.2020.2977603, 2020

- 155.P. Niemann, R. Wille, R. Drechsler. Advanced Exact Synthesis of Clifford+T Circuits, In Quantum Information Processing, Volume 19, pp. 1-23, DOI: 10.1007/s11128-020-02816-0, 2020
- 156.B. Ustaoglu, K. Schmitz, D. Große, R. Drechsler. ReCoFused partial reconfiguration for secure moving-target countermeasures on FPGAs, In SN Applied Sciences, Volume 2, pp. 1-17, DOI 10.1007/s42452-020-3003-x , 2020
- 157.C. Bandyopadhyay, A. Bhattacharjee, R. Wille, R. Drechsler, H. Rahaman. Improving the Designs of Nearest Neighbour Quantum Circuits for 1D and 2D Architectures, IETE Journal of Research, pp. 340-353, DOI 10.1080/03772063.2020.1822215, 2020
- 158.A. Bhattacharjee, C. Bandyopadhyay, P. Niemann, B. Mondal, R. Drechsler, H. Rahaman. An Improved Heuristic Technique for Nearest Neighbor Realization of Quantum Circuits in 2D Architecture, In Integration, Volume 76, pp. 40-54, DOI 10.1016/j.vlsi.2020.09.003, 2021
- 159.M. Goli, R. Drechsler. Through the Looking Glass: Automated Design Understanding of SystemC-based VPs at the ESL, In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), pp. 1181-1185, DOI: 10.1109/TCAD.2021.3074050, 2021
- 160.V. Herdt, D. Große, S. Tempel, R. Drechsler. Adaptive Simulation with Virtual Prototypes in an Open-Source RISC-V Evaluation Platform, Journal of Systems Architecture - Embedded Software Design (JSA), DOI: 10.1016/j.sysarc.2021.102135, 2021
- 161.A. Bhattacharjee, C. Bandyopadhyay, A. Mukherje, R. Wille, R. Drechsler, H. Rahamana. An ant colony based mapping of quantum circuits to nearest neighbor architectures, In Integration, Volume 78, May 2021, pp. 11-24, DOI: 10.1016/j.vlsi.2020.12.002, 2021
- 162.S. Fröhlich, S. Shirinzadeh, R. Drechsler. Parallel Computing of Graph-Based functions in ReRAM, In Journal on Emerging Technologies in Computing Systems (JETC), pp. 1-24, DOI: 10.1145/3453163, 2021
- 163.N. Bruns, V. Herdt, D. Große, R. Drechsler. Towards RISC-V CSR Compliance Testing, In IEEE Embedded Systems Letters, Volume 13, Issue 4, pp. 202-205, DOI: 10.1109/LES.2021.3077368, 2021
- 164.A. Mahzoon, D. Große, R. Drechsler. RevSCA-2.0: SCA-based Formal Verification of Non-trivial Multipliers using Reverse Engineering and Local Vanishing Removal, In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), pp. 1573-1586, DOI: 10.1109/TCAD.2021.3083682, 2021
- 165.V. Herdt, R. Drechsler. Advanced Virtual Prototyping for Cyber-Physical Systems using RISC-V: Implementation, Verification and Challenges, In Science China Information Sciences (SCIS), DOI: 10.1007/s11432-020-3308-4, 2021
- 166.L. Steinmann, R. Drechsler. Verzahnung von Data Stewardship und Data Science – Wege und Perspektiven, In Bausteine Forschungsdatenmanagement, Nummer 3, pp. 83-91, DOI: 10.17192/bfdm.2021.3.8342, 2021
- 167.T. Hörner, F.O. Glckner, R. Drechsler, I. Pigeot. Disziplinübergreifendes Modell zur Ausbildung von Forschungsdatenmanagement und Data Science Kompetenzen: „Data Train – Training in Research Data Management and Data Science“, In Bausteine Forschungsdatenmanagement, Nummer 3, pp. 57-69, DOI: 10.17192/bfdm.2021.3.8343, 2021
- 168.S. Fröhlich, R. Drechsler. Unlocking Approximation for In-Memory Computing with Cartesian Genetic Programming and Computer Algebra for Arithmetic Circuits, In it-Information Technology, 64(3), pp. 99-107, DOI: 10.1515/itit-2021-0042, 2022
- 169.S. Tempel, V. Herdt, R. Drechsler. SymEx-VP: An Open Source Virtual Prototype for OS-Agnostic Concolic Testing of IoT Firmware, In Journal of Systems Architecture - Embedded Software Design (JSA), DOI: 10.1016/j.sysarc.2022.102456, 2022
- 170.P. Niemann, A. A. A. de Almeida, G. Dueck, R. Drechsler. Template-based mapping of reversible circuits to IBM quantum computers, In Microprocessors and Microsystems (MICPRO), Volume 90, April 2022. DOI: 10.1016/j.micpro.2022.104487, 2022

- 171.F. Lalchandama, K. Datta, S. Chakraborty, R. Drechsler, I. Sengupta, CoMIC: Complementary Memristor based in-memory computing in 3D architecture, In *Journal of Systems Architecture (JSA)*, Article 102480, DOI: 10.1016/j.sysarc.2022.102480, 2022
- 172.S. Tempel, V. Herdt, R. Drechsler. Towards Quantification and Visualization of the Effects of Concretization during Concolic Testing, In *IEEE Embedded Systems Letters (ESL)*, 14(4), pp. 195-198, DOI: 10.1109/LES.2022.3171603, 2022
- 173.P. Habiby, S. Huhn, R. Drechsler. Power-aware Test Scheduling Framework for IEEE 1687 Multi-Power Domain Networks using Formal Techniques, In *Microelectronics Reliability*, pp. 1-11, DOI: 10.1016/j.microrel.2022.1145512022
- 174.K. Çağlar Coşkun, M. Hassan, R. Drechsler. Equivalence Checking of System-Level and SPICE-Level Models of Linear Circuits, In *Chips*, pp. 54-71, DOI 10.3390/chips1010006, 2022
- 175.M. Goli, R. Drechsler. Early SoCs Information Flow Policies Validation using SystemC-based Virtual Prototypes at the ESL, In *ACM Transactions on Embedded Computing Systems (TECS)*, DOI: 10.1145/3544780, 2022
- 176.D. N. Yadav, P. L. Thangkhiew, K. Datta, S. Chakraborty, R. Drechsler, I. Sengupta. FAMCroNA: Fault Analysis in Memristive Crossbars for Neuromorphic Applications, In *Journal of Electronic Testing*, Springer, DOI: 10.1007/s10836-022-06001-2, Volume 38, pp. 145-163, 2022
- 177.D. N. Yadav, P. Lyngton Thangkhiew, K. Datta, S. Chakraborty, R. Drechsler, I. Sengupta. Feed-Forward learning algorithm for resistive memories, In *Journal of System Architecture (JSA)*, 131 (2022) 102730, DOI: 10.1016/j.sysarc.2022.102730, 2022
- 178.P. Pieper, V. Herdt, R. Drechsler. Advanced Embedded System Modeling and Simulation in an Open Source RISC-V Virtual Prototype, In *Journal of Low Power Electronics and Applications*, 12(4):52. DOI: 10.3390/jlpea12040052, 2022
- 179.S. Ahmadi-Pour, V. Herdt, R. Drechsler. The MicroRV32 framework: An Accessible and Configurable Open Source RISC-V Cross-Level Platform for Education and Research, In *Journal of Systems Architecture - Embedded Software Design (JSA)*, DOI: 10.1016/j.sysarc.2022.102757, Volume 133, 2022
- 180.C. Kumar Jha, P. L. Thangkhiew, K. Datta, R. Drechsler. IMAGIN: Library of IMPLY and MAGIC NOR Based Approximate Adders for In-Memory Computing, In *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits*, pp. 68 – 76, DOI: 10.1109/JXCDC.2022.3222015, 2022
- 181.S. Tempel, V. Herdt, R. Drechsler. Specification-based Symbolic Execution for Stateful Network Protocol Implementations in the IoT, In *IEEE Internet of Things Journal*, pp. 9544 – 9555, DOI: 10.1109/JIOT.2023.3236694, 2023
- 182.C. Kumar Jha, S. Ahmadi-Pour, R. Drechsler. MARADIV: Library of MAGIC based Approximate Restoring Array Divider Benchmark Circuits for In-Memory Computing Using Memristors, *IEEE Transactions on Circuits and Systems II: Express Briefs*, pp. 2635 – 2639, DOI: 10.1109/TCSII.2023.3242976, 2023
- 183.S. Hassan, S. Huhn, L. Hornuf, R. Drechsler. A Novel Default Risk Prediction and Feature Importance Analysis Technique for Marketplace Lending using Machine Learning, *Journal of Credit and Capital Markets*, Volume 56, Issue 1, pp. 27–62, DOI: 10.3790/ccm.56.1.27, 2023
- 184.K. Datta, A. Deb, A. Kole, R. Drechsler. Impact of Sneak Paths on In-Memory Logic Design in Memristive Crossbars Information Technology, In *it-Information Technology*, Vol. 65, No. 1-2, pp. 29-39, DOI: 10.1515/itit-2023-0020, 2023
- 185.D. C. Hoinkiss, J. Huber, C. Plump, C. Lüth, R. Drechsler, M. Günther. AI-Driven and Automated MRI Sequence Optimization in Scanner-Independent MRI Sequences Formulated by a Domain-Specific Language, In *Frontiers in Neuroimaging*, Vol.2, DOI: 10.3389/fnimg.2023.1090054, 2023
- 186.C. Plump, B. J. Berger, R. Drechsler. KI-gestützte Optimierung repetitiver Prozesse - Eine Kodierungstechnik für repetitive Prozesse in der evolutionären Optimierung, In *Industrie 4.0 Management*, IM 39, pp. 19-22, DOI: 10.30844/IM_23-1_19-22, 2023

- 187.K. Bhunia, A. Deb, K. Datta, M. Hassan, S. Shirinzadeh, R. Drechsler. ReSG: A Data Structure for Verification of Majority based In-Memory Computing on ReRAM Crossbars, In ACM Transactions on Embedded Computing Systems, DOI: 10.1145/3615358, 2023
- 188.S. Ahmadi-Pour, M. Logemann, V. Herdt, R. Drechsler. Synergistic Verification of Hardware Peripherals through Virtual Prototype Aided Cross-Level Methodology Leveraging Coverage-Guided Fuzzing and Co-Simulation, In Chips, Volume 2, Issue 3, pp. 195-208, DOI 10.3390/chips2030012, 2023
- 189.S. Singh, C. Kumar Jha, A. Bende, P. Lyngton Thangkhiew, V. Rana, S. Patkar, R. Drechsler, F. Merchant. Should We Even Optimize for Execution Energy? Rethinking Mapping for MAGIC Design Style, In IEEE Embedded Systems Letters (ESL), Vol.15, Issue 4, pp. 230-233, DOI: 10.1109/LES.2023.3298740, 2023
- 190.K. Datta, R. Drechsler. Special issue on in-memory computing: Circuits, system, architecture and verification, In Memories-Materials, Devices, Circuits and Systems, Vol. 5, DOI: 10.1016/j.memori.2023.100062, 2023
- 191.S. Nabipour, J. Javidan, R. Drechsler. Trends and challenges in design of embedded BCH error correction codes in multi-levels NAND flash memory devices, In Memories-Materials, Devices, Circuits and Systems, Vol. 7, DOI: 10.1016/j.memori.2024.100099, 2024
- 192.C. K. Jha, M. Hassan, R. Drechsler. cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits, In IEEE Transactions on Circuits and Systems I: Regular Papers, Vol.71, Issue 7, pp. 3282-3293, DOI: 10.1109/TCSI.2024.3388256, 2024
- 193.C. K. Jha, K. Qayyum, K. Ç. Coskun, S. Singh, M. Hassan, R. Leupers, F. Merchant, R. Drechsler. veriSIMPLER: An Automated Formal Verification Methodology for SIMPLER MAGIC Design Style Based In-Memory Computing, In IEEE Transactions on Circuits and Systems I: Regular Papers, pp. 4169-4179, DOI: 10.1109/TCSI.2024.3424682, 2024
- 194.A. Kole, K. Datta, I. Sengupta, R. Drechsler. Exploiting the Extended Neighborhood of Hexagonal Qubit Architecture for Mapping Quantum Circuits, In ACM Journal on Emerging Technologies in Computing Systems, DOI: 10.1145/3688391, 2024
- 195.S. Parvin, M. Goli, F. Sill Torres, R. Drechsler. OPTI-Sim: Performing Optical Probing Simulation on Layout Design Files, In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, DOI: 10.1109/TCAD.2024.3470669, 2024
- 196.S. H. Imam, C. A. Metz, L. Hornuf, R. Drechsler. Determining the Effect of Feedback Quality on User Engagement on Online Idea Crowdsourcing Platforms Using an AI model | Proceedings of the ACM on Human-Computer Interaction, In Proceedings of the ACM on Human-Computer Interaction, DOI:10.1145/3686915, Vol. 8, No. CSCW2, 2024
- 197.P. Flammarion, S. Parvin, F. Sill Torres, R. Drechsler. Auto-OPS: A Framework For Automated Optical Probing Simulation on GDS-II, In IEEE Embedded Systems Letters (ESL), DOI: 10.1109/LES.2024.3513638, 2024
- 198.C. Kumar Jha, K. Qayyum, M. Hassan, R. Drechsler. Correct and Verify - CAV: Exploiting Binary Decision Diagrams to Enable Formal Verification of Approximate Adders with Correct Carry Bits, In IEEE Transactions on Circuits and Systems I: Regular Papers, DOI: 10.1109/TCSI.2024.3509013, 2024
- 199.S. Parvin, S. Ahmadi-Pour, C. K. Jha, F. Sill Torres, Rolf Drechsler. Lower the RISC: Designing optical-probing-attack-resistant cores, In Microprocessors and Microsystem, DOI: 10.1016/j.micpro.2024.105121, 2024
- 200.A. Kole, M. E. Djeridane, L. Weingarten, K. Datta, R. Drechsler. qSAT: Design of an Efficient Quantum Satisfiability Solver for Hardware Equivalence Checking, In Journal on Emerging Technologies in Computing Systems, DOI: 10.48550/arXiv.2409.03917, 2024
- 201.M. Nadeem, C. Kumar Jha, R. Drechsler. Polynomial Formal Verification of Multi-Valued Approximate Circuits within Constant Cutwidth, In IEEE Transactions on Circuits and Systems I: Regular Papers, DOI: 10.1109/TCSI.2025.3531008, 2025
- 202.M. Schnieber, R. Drechsler. Automated polynomial formal verification using generalized binary decision diagram patterns, In Philosophical Transactions of the Royal Society A, DOI: 10.1098/rsta.2023.0390, Vol. 383, 2025

- 203.M. Nadeem, R. Drechsler. Linear Formal Verification of Multi-Valued Logic Circuits within Constant Cutwidth Architectures, In Multiple-Valued Logic and Soft Computing, 2025
- 204.S. Ahmadi-Pour, S. Saha, K. McDonald-Maier, R. Drechsler. MESSI: Task Mapping and Scheduling Strategy for FPGA-based Heterogeneous Real-Time Systems, In ACM Transactions on Design Automation of Electronic Systems, DOI:/10.1145/3715323, Vol. 30, Issue 3, pp. 1-29, 2025
- 205.L. Weingarten, K. Datta, R. Drechsler. Polynomial Formal Verification of a RISC-V Processor, In IEEE Transactions on Nanotechnology (TNANO), DOI: 10.1109/TNANO.2025.3548265, Vol.24, pp. 140-151, 2025
- 206.J. Kleinekathöfer, A. Mahzoon, R. Drechsler. Lower bound proof for the size of BDDs representing a shifted addition, In Information Processing Letters, DOI: 10.1016/j.ipl.2025.106571, 2025
- 207.B. J. Berger, C. Plump, R. Drechsler. Why less is sometimes more: Using Boolean literals to solve 2048, In it - Information Technology, DOI: 10.1515/itit-2024-0072, 66(4-5), pp. 174-186, 2025
- 208.C. K. Jha, K. Qayyum, M. Hassan, R. Drechsler. EnR: Extend and Reduce Methodology to Enable Formal Verification of Truncated Adders, In it-Information Technology, DOI: 10.1515/itit-2024-0068, 66(4-5), pp. 124-136, 2025
- 209.R. Krauss, R. Drechsler. Efficient Evolution of Variable Ordering for Binary Decision Diagram Optimization, In IEEE Transactions on Evolutionary Computation, DOI: 10.1109/TEVC.2025.3569778, pp. (99):1-1, 2025
- 210.K. Qayyum, C. Kumar Jha, S. Ahmadi-Pour, M. Hassan, R. Drechsler. LLM-assisted Bug Identification and Correction for Verilog HDL, In ACM Transactions on Design Automation of Electronic Systems, DOI: 10.1145/3733237, 2025
- 211.M. Schmidt, A. Kole, L. Wichette, R. Drechsler, F. Kirchner, E. Mounzer. Exploration of Design Alternatives for Reducing Idle Time in Shor's Algorithm: A Study on Monolithic and Distributed Quantum Systems, In IEEE Transactions on Quantum Engineering, pp. 1-25, Vol 6, DOI: doi: 10.1109/TQE.2025.3610800, 2025
- 212.R. Qiu, G. L. Zhang, R. Drechsler, T. Ho, U. Schlichtmann, B. Li. ConfiBench: Automatic Testbench Generation with Confidence-Based Scenario Mask and Testbench Ensemble using LLMs for HDL Design, In ACM Transactions on Design Automation of Electronic Systems, DOI:10.1145/3773087, 2025
- 213.L. Weingarten, K. Datta, S. Ahmadi-Pour, A. Kole, R. Drechsler. Ensuring Correctness Efficiently for RISC-V Processors with Customised Multiplier Designs, In Design and Verification of Cyber-Physical Systems: From Theory to Applications, Accepted, 2025
- 214.S. Ahmadi-Pour, S. Parvin, C. Kumar Jha, R. Drechsler. FV-LIDAC: Formally Verified Library of Input Data Aware Approximate Arithmetic Circuits, In ACM Transactions on Design Automation of Electronic Systems, DOI:/10.1145/3744710, 2025
- 215.C. K. Jha, S. Singh, K. Qayyum, A. Bende, M. Hassan, V. Rana, F. Merchant, R. Drechsler. veriSiM: Formal Verification of Spice Netlists for MAGIC-Based Logic-in-Memory, In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, DOI: 10.1109/TCAD.2025.3583199, 2025
- 216.L. Müller, R. Drechsler. Polynomial formal verification parameterized by cutwidth properties of a circuit using Boolean satisfiability, In Microprocessors and Microsystems (MICPRO), DOI: 10.1016/j.micpro.2025.105199, 2025
- 217.M. Nadeem, L. Müller, C. Kumar Jha, R. Drechsler. Advanced And-Inverter Graph Decomposition Technique for Reducing Circuit Complexity, In ACM Transactions on Design Automation of Electronic Systems, DOI: 10.1145/3771280, 2025
- 218.M. Nadeem, C. K. Jha, R. Drechsler. Polynomial Debugging and Fault Correction of Combinational Circuits With Constant Cutwidth, In IEEE Transactions on Circuits and Systems I: Regular Papers, DOI: 10.1109/TCSI.2025.3633991, 2025
- 219.K. A. Rudkowski, S. Ahmadi-Pour, R. Drechsler. Comparing Methods for the Cross-Level Verification of SystemC Peripherals with Symbolic Execution, In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, DOI: 10.1109/TCAD.2025.3641038, 2025

220. M. Nadeem, C. K. Jha, R. Drechsler. Linear Formal Verification of Sequential Circuits using Weighted-AIGs, In *ACM Transactions on Design Automation of Electronic Systems*, DOI:10.1145/379971, 2026
221. F. Lalchandama, K. Datta, R. Drechsler, S. Chakraborty, I. Sengupta. Practicality of MAGIC NOR in a 1T1M Crossbar Array for In-memory Computing, In *Journal of Circuits, Systems and Computers*, DOI: 10.1142/S0218126626501720, 2026
222. L. Weingarten, K. Datta, R. Drechsler. Formal Verification of Neuromorphic Architectures, In *Springer Nature Computer Science*, accepted, 2026

(h) Konferenzen/Conferences

1. B. Becker, R. Drechsler. A Time Optimal Robust Path-Delay-Fault Self-Testable Adder, In *Proceedings of IEEE European Design Automation Conference (EURO-DAC)*, pp. 376–381, Hamburg, Germany, 1992
2. B. Becker, R. Drechsler, P. Molitor. On the Implementation of an Efficient Performance Driven Generator for Conditional-Sum Adders, In *Proceedings of IEEE European Design Automation Conference (EURO-DAC)*, pp. 402–407, Hamburg, Germany, 1993
3. H. Hengster, R. Drechsler, B. Becker. Testability Properties of Local Circuit Transformations with respect to the Robust Path-Delay-Fault Model, In *Proceedings of IEEE VLSI Design'94*, pp. 123–126, Calcutta, India, 1994
4. B. Becker, R. Drechsler. Testability of Circuit Derived from Functional Decision Diagrams (Poster), In *Proceedings of IEEE European Design & Test Conference (ED&TC)*, p. 667, Paris, France, 1994
5. B. Becker, R. Drechsler. Efficient Graph Based Representation of Multi-Valued Functions with Application to Genetic Algorithms, In *Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL)*, pp. 65–72, Boston, USA, 1994
6. R. Drechsler, A. Sarabi, M. Theobald, B. Becker, M.A. Perkowski. Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams, In *Proceedings of IEEE Design Automation Conference (DAC)*, pp. 415–419, San Diego, USA, 1994
7. R. Drechsler. BiTeS: A BDD based Test Pattern Generator for Strong Robust Path Delay Faults, In *Proceedings of IEEE European Design Automation Conf. (EURO-DAC)*, pp. 322–327, Grenoble, France, 1994
8. R. Drechsler, M. Theobald, B. Becker. Fast OFDD based Minimization of Fixed Polarity Reed-Muller Expressions, In *Proceedings of IEEE European Design Automation Conf. (EURODAC)*, pp. 2–7, Grenoble, France, 1994
9. B. Becker, R. Drechsler. OFDD based Minimization of Fixed Polarity Reed-Muller Expressions Using Hybrid Genetic Algorithms, In *Proceedings of IEEE International Conference on Computer Design (ICCD)*, pp. 106–110, Cambridge, England, 1994
10. B. Becker, R. Drechsler. How many Decomposition Types do we need?, In *Proceedings of IEEE European Design & Test Conference (ED&TC)*, pp. 438–443, Paris, France, 1995
11. B. Becker, R. Drechsler. Synthesis for Testability: Circuits Derived from Ordered Kronecker Functional Decision Diagrams (Poster), In *Proceedings of IEEE European Design & Test Conference (ED&TC)*, p. 592, Paris, France, 1995
12. R. Drechsler, B. Becker. Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions, In *Proceedings of IEEE European Design & Test Conference (ED&TC)*, pp. 91–97, Paris, France, 1995
13. R. Drechsler, B. Becker, N. Göckel. A Genetic Algorithm for Minimization of Fixed Polarity Reed-Muller Expressions, In *Proceedings of International Conference on Artificial Neural Networks and Genetic Algorithms (ICANNGA)*, pp. 392–395, Ales, Norway, 1995
14. B. Becker, R. Drechsler, R. Werchner. On the Relation Between BDDs and FDDs, In *Proceedings of Latin American Theoretical Informatics (LATIN)*, LNCS 911, pp. 72–83, Valpara'iso, Chile, 1995
15. H. Hengster, R. Drechsler, B. Becker. On the Application of Local Circuit Transformations with Special Emphasis on Path Delay Fault Testability, In *Proceedings of IEEE VLSI Test Symposium (VTS)*, pp. 387–392, Princeton, USA, 1995
16. R. Drechsler, R. Krieger, B. Becker. Random Pattern Fault Simulation in Multi-Valued Circuits, In *Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL)*, pp. 98–103, Bloomington, USA, 1995

17. B. Becker, R. Drechsler, M. Theobald. OKFDDs versus OBDDs and OFDDs, In International Colloquium on Automata, Languages and Programming (ICALP), LNCS 944, pp. 475–486, Szeged, Hungary, 1995
18. R. Drechsler, B. Becker, N. Göckel, A. Jahnke. A Genetic Algorithm for Decomposition Type Choice in OKFDDs, In Proceedings of First International IEEE Symposium on Intelligence in Neural & Biological Systems (INBS), pp. 225–232, Washington, USA, 1995
19. R. Drechsler, B. Becker, A. Jahnke. On Variable Ordering and Decomposition Type Choice in OKFDDs, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI), pp. 805–810, Makuhari, Japan, 1995
20. R. Drechsler, B. Becker. Learning Heuristics by Genetic Algorithms, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 349–352, Makuhari, Japan, 1995
21. R. Drechsler, B. Becker, N. Göckel. A Genetic Algorithm for 2-Level AND/EXOR Minimization, In Proceedings of Synthesis and System Integration of Mixed Technologies (SASIMI), pp. 49–56, Nara, Japan, 1995
22. R. Drechsler, B. Becker. Dynamic Minimization of OKFDDs, In Proceedings of IEEE International Conference on Computer Design (ICCD), pp. 602–607, Austin, USA, 1995
23. R. Drechsler, B. Becker, N. Göckel. A Genetic Algorithm for RKRO Minimization, In Proceedings of International Symposium on Artificial Intelligence (ISAI), pp. 266–275, Monterrey, USA, 1995
24. R. Drechsler, B. Becker, S. Ruppertz. K*BMDs: A New Data Structure for Verification, In Proceedings of IEEE European Design & Test Conference (ED&TC), pp. 2–8, Paris, France, 1996
25. B. Becker, R. Drechsler, R. Krieger, S.M. Reddy. A Fast Optimal Robust Path Delay Fault Testable Adder, In Proceedings of IEEE European Design & Test Conference (ED&TC), pp. 491–498, Paris, France, 1996
26. R. Drechsler, B. Becker, N. Göckel. Minimization of OKFDDs by Genetic Algorithms, In Proceedings of International Symposium on Soft Computing (SOCO), pp. B:271–B:277, Reading, 1996
27. N. Göckel, G. Markmann, R. Drechsler, B. Becker. A Hybrid Genetic Algorithm for the Bin Packing Problem, In Proceedings of International Symposium on Soft Computing (SOCO), pp. B:258–B:263, Reading, 1996
28. R. Drechsler, B. Becker. Construction of Robust Path Delay Fault Testable Circuits Derived from Binary Decision Diagrams, In Proceedings of International Symposium on Intelligent Industrial Automation (IIA), pp. A:82–A:88, Reading, 1996
29. B. Becker, R. Drechsler. Exact Minimization of Kronecker Expressions for Symmetric Functions (Poster), In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. IV:388–IV:391, Atlanta, USA, 1996
30. N. Göckel, G. Pudelko, R. Drechsler, B. Becker. A Hybrid Genetic Algorithm for the Channel Routing Problem, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. IV:675–IV:678, Atlanta, USA, 1996
31. R. Drechsler. Verification of Multi-Valued Logic Networks, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 10–15, Santiago de Compostela, Spain, 1996
32. R. Drechsler, B. Becker, N. Göckel. A Genetic Algorithm for the Construction of Small and Highly Testable OKFDD Circuits, In Proceedings of Genetic Programming 96 (GP), pp. 473–478, Stanford, USA, 1996
33. A. Hett, R. Drechsler, B. Becker. MORE: Alternative Implementation of BDD-Packages by Multi-Operand Synthesis, In Proceedings of IEEE European Design Automation Conf. (EURODAC), pp. 164–169, Geneva, Switzerland, 1996
34. R. Drechsler, N. Göckel, B. Becker. Learning Heuristics for OBDD Minimization by Evolutionary Algorithms, In Proceedings of Parallel Problem Solving from Nature (PPSN), LNCS 1141, pp. 730–739, Berlin, Germany, 1996
35. H. Hengster, R. Drechsler, S. Eckrich, T. Pfeiffer, B. Becker. AND/EXOR based Synthesis of Testable KFDD-Circuits with Small Depth, In IEEE Asian Test Symposium (ATS), pp. 148–154, Hsinchu, Taiwan, 1996
36. B. Becker, R. Drechsler, S.M. Reddy. (Quasi-) Linear Path Delay Fault Tests for Adders, In Proceedings of IEEE VLSI Design, pp. 101–105, Hyderabad, India, 1997
37. R. Drechsler. Pseudo Kronecker Expressions for Symmetric Functions (Poster), In Proceedings of IEEE VLSI Design, pp. 511–513, Hyderabad, India, 1997
38. B. Becker, R. Drechsler, R. Enders. On the Computational Power of Bit-Level and Word-Level Decision Diagrams, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 461–467, Makuhari, Japan, 1997

39. N. Göckel, R. Drechsler, B. Becker. Learning Heuristics for OKFDD Minimization by Evolutionary Algorithms, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 469-472, Makuhari, Japan, 1997
40. R. Drechsler, H. Hengster, H. Schäfer, J. Hartmann, B. Becker. Testability of 2-Level AND/EXOR Circuits, In Proceedings of IEEE European Design & Test Conference (ED&TC), pp. 548-553, Paris, France, 1997
41. A. Hett, R. Drechsler, B. Becker. Fast and Efficient Construction of BDDs by Reordering Based Synthesis, In Proceedings of IEEE European Design & Test Conference (ED&TC), pp. 168-175, Paris, France, 1997
42. P. Biermann, R. Drechsler, B. Becker. Modularity as Key Element in Modern System Design - A Case Study for Industrial Application of Parallel Processing, In Proceedings of IEEE European Design & Test Conference (ED&TC) - User Forum, pp. 15-20, Paris, France, 1997
43. R. Drechsler, B. Becker, S. Ruppertz. Manipulation Algorithms for K^* BMDs, In Proceedings of Tools and Algorithms for the Constuction and Analysis of Systems (TACAS), LNCS 1217, pp. 4-18, Enschede, The Netherlands, 1997
44. N. Göckel, R. Drechsler, B. Becker. A Multi-Layer Detailed Routing Approach based on Evolutionary Algorithms, In Proceedings of IEEE International Conference on Evolutionary Computation (ICEC), pp. 557-562, Indianapolis, USA, 1997
45. N. Göckel, R. Drechsler. Influencing Parameters of Evolutionary Algorithms for Sequencing Problems, In Proceedings of IEEE International Conference on Evolutionary Computation (ICEC), pp. 575-580, Indianapolis, USA, 1997
46. M. Keim, M. Martin, B. Becker, R. Drechsler, P. Molitor. Polynomial Formal Verification of Multipliers, In Proceedings of IEEE VLSI Test Symposium (VTS), pp. 150-155, Monterey, USA, 1997
47. R. Stanković, R. Drechsler. Circuit Design from Kronecker Galois Field Decision Diagrams for Multiple-Valued Functions, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 275-280, Antigonish, Canada, 1997
48. C. Files, R. Drechsler, M. Perkowski. Functional Decomposition of MVL Functions using Multi-Valued Decision Diagrams, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 27-32, Antigonish, Canada, 1997
49. R. Drechsler, M. Keim, B. Becker. Fault Simulation in Sequential Multi-Valued Logic Networks, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 145-150, Antigonish, Canada, 1997
50. R. Drechsler, M. Keim, B. Becker. Sympathy-MV: Fast Exact Minimization of Fixed Polarity Multi-Valued Linear Expressions, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 66-71, Antigonish, Canada, 1997
51. N. Göckel, M. Keim, R. Drechsler, B. Becker. A Genetic Algorithm for Sequential Circuit Test Generation based on Symbolic Fault Simulation (Poster), In Proceedings of Genetic Programming 97 (GP), page 363, Stanford, USA, 1997
52. R. Drechsler, N. Göckel, E. Mackensen, B. Becker. BEA: Specialized Hardware for Implementation of Evolutionary Algorithms (Poster), In Proceedings of Genetic Programming 97 (GP), page 491, Stanford, USA, 1997
53. R. Drechsler, B. Becker. EXOR Transform of Inputs to Design Effient Two-Level AND/EXOR Adders, In Proceedings of International Symposium on IC-Technology, Systems & Applications (ISIC), pp. 316-318, Singapore, Malaysia, 1997
54. R. Drechsler, A. Žužek. Efficient Functional Diagnosis for Synchronous Sequential Circuits based on AND/OR Graphs, In Proceedings of International Symposium on IC-Technology, Systems & Applications (ISIC), pp. 312-315, Singapore, Malaysia, 1997
55. M. Perkowski, E. Pierzchala, R. Drechsler. Logic-Driven Synthesis for Submicron Technology: Mapping Expansions to Regular Lattices, In Proceedings of International Symposium on ICTechnology, Systems & Applications (ISIC), pp. 668-671, Singapore, Malaysia, 1997
56. M. Perkowski, L. Jozwiak, R. Drechsler, B. Falkowski. Ordered and Shared, Linerally-Independent, Variable-Pair Decision Diagrams, In Proceedings of First International Conference on Information, Communication & Signal Processing (ICICS), pp. 261-265, Singapore, Malaysia, 1997
57. M. Perkowski, E. Pierzchala, R. Drechsler. Ternary and Quaternary Lattice Diagrams for Linearly-Independent Logic, Multiple Valued Logic, and Analog Synthesis, In Proceedings of First International Conference on Information, Communication & Signal Processing (ICICS), pp. 269-273, Singapore, Malaysia, 1997
58. D.M. Miller, R. Drechsler. Negation and Duality in Reduced Ordered Binary Decision Diagrams, In Proceedings of IEEE Pacific Rim Conference (PACRIM), pp. 692-696, Victoria, Canada, 1997

59. N. Göckel, R. Drechsler, B. Becker. GAME: A Software Environment for Using Genetic Algorithms in Circuit Design, In Proceedings of International Conference Applications of Computer Systems (ACS), pp. 240-247, Szczecin, Poland, 1997
60. N. Göckel, R. Drechsler. An Evolutionary Algorithm for Minimizing BDDs of Incompletely Specified Functions, In Proceedings of International Conference Applications of Computer Systems (ACS), pp. 224-231, Szczecin, Poland, 1997
61. C. Scholl, R. Drechsler, B. Becker. Functional Simulation using Binary Decision Diagrams, In Proceedings of ACM/IEEE International Conference on Computer Aided Design (ICCAD), pp. 8-12, San Jose, USA, 1997
62. R. Drechsler, R. Stanković, T. Sasao. Spectral Transforms and Word-Level Decision Diagrams, In Proceedings of Synthesis and System Integration of Mixed Technologies (SASIMI), pp. 33-38, Osaka, Japan, 1997
63. S. Höreth, R. Drechsler. Fast Construction of Kronecker Decision Diagrams from Library Based Circuits, In Proceedings of Synthesis and System Integration of Mixed Technologies (SASIMI), pp. 39-44, Osaka, Japan, 1997
64. G. Lee, R. Drechsler. ETDD-based Synthesis of Term-Based FPGAs for Incompletely Specified Boolean Functions, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 75-80, Yokohama, Japan, 1998
65. R. Drechsler, S. Höreth. Manipulation of *BMDs, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 433-438, Yokohama, Japan, 1998
66. S. Höreth, R. Drechsler. Dynamic Minimization of Word-Level Decision Diagrams, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 612-617, Paris, France, 1998
67. W. Günther, R. Drechsler. Linear Transformations and Exact Minimization of BDDs, In IEEE Great Lakes Symposium on VLSI (GLSV), pp. 325-330, Lafayette, USA, 1998
68. M. Keim, N. Drechsler, R. Drechsler, B. Becker. Test Generation for (Sequential) Multi-Valued Logic Networks based on Genetic Algorithm, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 215-220, Fukuoka, Japan, 1998
69. P. Lindgren, R. Drechsler, B. Becker. Look-up Table FPGA Synthesis from Minimized Multi-Valued Pseudo Kronecker Expressions, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 95-100, Fukuoka, Japan, 1998
70. D.M. Miller, R. Drechsler. Implementing a Multiple-Valued Decision Diagram Package, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 52-57, Fukuoka, Japan, 1998
71. P. Lindgren, R. Drechsler, B. Becker. Improved Minimization Methods of Pseudo Kronecker Expressions for Multiple Output Functions, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. VI:187-VI:190, Monterey, USA, 1998
72. D.M. Miller, R. Drechsler. Dual Edge Operations in Reduced Binary Decision Diagrams, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. VI:159- VI:162, Monterey, USA, 1998
73. R. Drechsler, N. Drechsler, W. Günther. Fast Exact Minimization of BDDs, In Proceedings of IEEE Design Automation Conference (DAC), pp. 200-205, San Francisco, USA, 1998
74. R. Drechsler. Verifying Integrity of Decision Diagrams, In International Conference on Safety, Reliability and Security (SAFECOMP), LNCS 1516, pp. 380-389, Heidelberg, Germany, 1998
75. R. Drechsler, A. Žužek. AND/OR Graph based Error Diagnosis in Multi-Valued Circuits, In Proceedings of International Conference on Circuits, Systems and Computers (CSC), pp. 911-914, Piraeus, Greece, 1998
76. W. Günther, R. Drechsler. BDD Minimization by Linear Transformations, In Proceedings of The International Conference Applications of Computer Systems (ACS), pp. 525-532, Szczecin, Poland, 1998
77. R. Drechsler, W. Günther. Exact Circuit Synthesis, In Proceedings of The International Conference Applications of Computer Systems (ACS), pp. 517-524, Szczecin, Poland, 1998
78. W. Günther, R. Drechsler. Minimization of Free BDDs, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 323-326, Hongkong, China, 1999
79. Y. Ye, K. Roy, R. Drechsler. Power Consumption in XOR-Based Circuits, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 299-302, Hongkong, China, 1999
80. N. Drechsler, R. Drechsler. Exploiting Don't Cares During Data Sequencing using Genetic Algorithms, In Proceedings of Asia and South Pacific Design Automation Conference (ASPDAC), pp. 303-306, Hongkong, China, 1999

81. M.A. Thornton, J.P. Williams, R. Drechsler, N. Drechsler. Variable Reordering for Shared Binary Decision Diagrams Using Output Probabilities (Poster), In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 758-759, Munich, Germany, 1999
82. S. Höreth, R. Drechsler. Formal Verification of Word-Level Specifications, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 52-58, Munich, Germany, 1999
83. F. Schmiedle, R. Drechsler, B. Becker. Exact Channel Routing Using Symbolic Representation, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. VI:394-VI:397, Orlando, USA, 1999
84. W. Günther, R. Drechsler. Minimization of BDDs Using Linear Transformations Based on Evolutionary Techniques (Poster), In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. I:387-I:390, Orlando, USA, 1999
85. W. Günther, R. Drechsler. Creating Hard Problem Instances in Logic Synthesis Using Exact Minimization, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. VI:436-VI:439, Orlando, USA, 1999
86. F. Brglez, R. Drechsler. Design of Experiments in CAD: Context and New Data Sets for ISCAS' 99, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. VI:424-VI:427, Orlando, USA, 1999
87. R. Drechsler, M. Herbstritt, B. Becker. Grouping Heuristics for Word-Level Decision Diagrams (Poster), In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. I:411-I:414, Orlando, USA, 1999
88. N. Drechsler, W. Günther, R. Drechsler. Efficient Graph Coloring by Evolutionary Algorithms, In Proceedings of International Conference on Computational Intelligence (6th Fuzzy Days), LNCS 1625, pp. 30-39, Dortmund, Germany, 1999
89. N. Drechsler, R. Drechsler, B. Becker. Multi-Objective Optimization in Evolutionary Algorithms Using Satisfiability Classes, In Proceedings of International Conference on Computational Intelligence (6th Fuzzy Days), LNCS 1625, pp. 108-117, Dortmund, Germany, 1999
90. R. Drechsler, W. Günther. Using Lower Bounds during Dynamic BDD Minimization, In Proceedings of IEEE Design Automation Conference (DAC), pp. 29-32, New Orleans, USA, 1999
91. M.A. Thornton, J.P. Williams, R. Drechsler, N. Drechsler, D.M. Wessels. SBDD Variable Reordering based on Probabilistic and Evolutionary Algorithms, In Proceedings of IEEE Pacific Rim Conference (PACRIM), pp. 381-387, Victoria, Canada, 1999
92. R. Drechsler, B. Becker. Probabilistic IP Verification, In Proceedings of IEEE Pacific Rim Conference (PACRIM), pp. 305-308, Victoria, Canada, 1999
93. R. Drechsler, D. Janković, R. Stanković. Generic Implementation of DD Packages in MVL, In Proceedings of IEEE EUROMICRO Conference, pp. I:352-I:359, Milano, Italy, 1999
94. R. Drechsler. Checking Integrity during Dynamic Reordering in Decision Diagrams, In Proceedings of IEEE EUROMICRO Conference, pp. I:360-I:367, Milano, Italy, 1999
95. R. Drechsler, W. Günther. Generation of Optimal Universal Logic Modules, In Proceedings of IEEE EUROMICRO Conference, pp. I:80-I:85, Milano, Italy, 1999
96. M.A. Thornton, R. Drechsler, A. Žužek. Extracting Spectral Information from AND/OR Representations, In Proceedings of Eighth Electrotechnical and Computer Science Conference (ERK), pp. 27-32, Portoroz, Slovenia, 1999
97. P. Lindgren, R. Drechsler, B. Becker. Synthesis of Pseudo Kronecker Lattice Diagrams (Poster), In Proceedings of IEEE International Conference on Computer Design (ICCD), pp. 307-310, Austin, USA, 1999
98. W. Günther, R. Drechsler. Efficient Manipulation Algorithms for Linearly Transformed BDDs, In Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), pp. 50-53, San Jose, USA, 1999
99. R. Drechsler, W. Günther. History-Based Dynamic Minimization during BDD Construction, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI), pp. 334-346, Lisbon, Portugal, 1999
100. R. Drechsler, W. Günther. Optimization of Sequential Verification by History-Based Dynamic Minimization of BDDs, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. IV:737-IV:740, Geneva, Switzerland, 2000
101. M.A. Thornton, B.Q. Vu, R. Drechsler. Odd/Even Cube Covering for Minimizing ESOP Circuits, In Proceedings of Southeastern Symposium on System Theory (SSST 2K), Tallahassee, USA, 2000

102. F. Schmiedle, W. Günther, R. Drechsler. Dynamic Re-Encoding During MDD Minimization, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 239-244, Portland, USA, 2000
103. D. Janković, W. Günther, R. Drechsler. Lower Bound Sifting for MDDs, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 193-198, Portland, USA, 2000
104. R. Drechsler, M.A. Thornton. Computation of Spectral Information from Boolean Netlist, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 53-58, Portland, USA, 2000
105. R. Drechsler, M.A. Thornton, D. Wessels. MDD-based Synthesis of Multi-Valued Logic Networks, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 41-46, Portland, USA, 2000
106. M.A. Thornton, R. Drechsler, W. Günther. A Method for Approximate Equivalence Checking, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 447-452, Portland, USA, 2000
107. W. Günther, R. Drechsler. Improving EAs for Sequencing Problems, In Proceedings of Genetic and Evolutionary Computation Conference (GECCO), pp. 175-180, Las Vegas, USA, 2000
108. R. Drechsler, W. Günther. Evolutionary Synthesis of Multiplexor Circuits under Hardware Constraints, In Proceedings of Genetic and Evolutionary Computation Conference (GECCO), pp. 513-518, Las Vegas, USA, 2000
109. T. Schubert, E. Mackensen, N. Drechsler, R. Drechsler, B. Becker. Specialized Hardware for Implementation of Evolutionary Algorithms (Poster), In Proceedings of Genetic and Evolutionary Computation Conference (GECCO), page 369, Las Vegas, USA, 2000
110. R. Drechsler, N. Drechsler, E. Mackensen, T. Schubert, B. Becker. Design Reuse by Modularity: A Scalable Dynamical (Re)Configurable Multiprocessor System, In Proceedings of IEEE EUROMICRO Conference, pp. 425-431, Maastricht, Netherlands, 2000
111. W. Günther, N. Drechsler, R. Drechsler, B. Becker. Verification of Designs Containing Black Boxes, In Proceedings of IEEE EUROMICRO Conference, pp. 100-105, Maastricht, Netherlands, 2000
112. W. Günther, R. Drechsler. ACTION: Combining Logic Synthesis and Technology Mapping for MUX based FPGAs, In Proceedings of IEEE EUROMICRO Conference, pp. 130-137, Maastricht, Netherlands, 2000
113. R. Drechsler, W. Günther, B. Becker. Testability of Circuits Derived from Lattice Diagrams, In Proceedings of IEEE EUROMICRO Conference, pp. 188-192, Maastricht, Netherlands, 2000
114. W. Günther, R. Drechsler, S. Höreth. Efficient Dynamic Minimization of Word-Level DDs based on Lower Bound Computation, In Proceedings of IEEE International Conference on Computer Design (ICCD), pp. 383-388, Austin, USA, 2000
115. P. Lindgren, R. Drechsler, B. Becker. Minimization of Ordered Pseudo Kronecker Decision Diagrams, In Proceedings of IEEE International Conference on Computer Design (ICCD), pp. 504-510, Austin, USA, 2000
116. Y. Wang, R. Drechsler, X. Song. Optimal Symmetry Detection for OKFDDs, In Proceedings of IEEE Midwest Symposium on Circuits and Systems (MWSCAS), East Lansing, USA, 2000
117. W. Günther, R. Drechsler. Performance Driven Optimization for MUX based FPGAs, In Proceedings of IEEE VLSI Design'01, pp. 311-316, Bangalore, India, 2001
118. W. Günther, R. Drechsler. Implementation of read-k-times BDDs on top of standard BDD packages, In Proceedings of IEEE VLSI Design'01, pp. 173-178, Bangalore, India, 2001
119. P. Lindgren, M. Kerttu, M. Thornton, R. Drechsler. Low Power Optimization Technique for BDD Mapped Circuits, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 615-621, Yokohama, Japan, 2001
120. M.A. Thornton, R. Drechsler. Spectral Decision Diagrams Using Graph Transformations, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 713-717, Munich, Germany, 2001
121. N. Drechsler, R. Drechsler, B. Becker. Multi-Objective Optimisation Based on Relation Favour, In Proceedings of First International Conference on Evolutionary Multi-Criterion Optimization (EMO), LNCS 1993, pp. 154-166, Zurich, Switzerland, 2001
122. N. Drechsler, F. Schmiedle, D. Große, R. Drechsler. Heuristic Learning based on Genetic Programming, In Proceedings of European Conference on Genetic Programming (EuroGP), LNCS 2038, pp. 1-10, Lake Como, Italy, 2001
123. F. Schmiedle, W. Günther, R. Drechsler. Selection of Efficient Re-Ordering Heuristics for MDD Construction, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 299-304, Warsaw, Poland, 2001

124. F. Schmiedle, N. Drechsler, D. Große, R. Drechsler. Priorities in Multi-Objective Optimization for Genetic Programming, In Proceedings of Genetic and Evolutionary Computation Conference (GECCO), pp. 129-136, San Francisco, USA, 2001
125. V. Komaragiri, M.A. Thornton, R. Drechsler. Application of a Hardware Synthesis Technique for Database Query Optimization, In Proceedings of IEEE Pacific Rim Conference (PACRIM), pp. 715-718, Victoria, Canada, 2001
126. M.A. Thornton, R. Drechsler. Evolutionary Algorithm Approach for Symbolic FSM Traversals, In Proceedings of IEEE Pacific Rim Conference (PACRIM), pp. 506-509, Victoria, Canada, 2001
127. F. Schmiedle, D. Große, R. Drechsler, B. Becker. Too Much Knowledge Hurts: Acceleration of Genetic Programs for Learning Heuristics, In Proceedings of International Conference on Computational Intelligence (7th Fuzzy Days), LNCS 2206, pp. 479-491, Dortmund, Germany, 2001
128. B. Becker, R. Drechsler, T. Eschbach, W. Günther. Greedy IIP: Partitioning Large Graphs by Greedy Iterative Improvement, In Proceedings of IEEE EUROMICRO Symposium on Digital Systems Design, pp. 54-60, Warsaw, Poland, 2001
129. M. Jung, G. Lee, S. Park, R. Drechsler. Minimization of OPKFDDs Using Genetic Algorithms, In Proceedings of IEEE EUROMICRO Symposium on Digital Systems Design, pp. 72-78, Warsaw, Poland, 2001
130. R. Drechsler, W. Günther, L. Linhard, G. Angst. Level Assignment for Displaying Combinational Logic, In Proceedings of IEEE EUROMICRO Symposium on Digital Systems Design, pp. 148-151, Warsaw, Poland, 2001
131. A. Apetrei, O. Gheorgies, H. Luchian, R. Drechsler. An Evolutionary Approach to Graph Partitioning, In Proceedings of Evolutionary Methods for Design, Optimisation and Control with Applications to Industrial Problems (EUROGEN), Athen, Greece, 2001
132. P. Johannsen, R. Drechsler. Formal Verification on Register Transfer Level – Utilizing High-Level Information for Hardware Verification, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI), pp. 127-132, Montpellier, France, 2001
133. P. Johannsen, R. Drechsler. Speeding Up Verification of RTL Designs by Computing One-to-One Abstractions with Reduced Signal Widths, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI), pp. 361-374, Montpellier, France, 2001
134. R. Drechsler, M.A. Thornton. Fast and Efficient Equivalence Checking based on NAN-DBDDs, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI), pp. 401-405, Montpellier, France, 2001
135. R. Brinkmann, R. Drechsler. RTL-Datapath Verification using Integer Linear Programming, In Proceedings of IEEE VLSI Design'01 & Asia and South Pacific Design Automation Conference, pp. 741-746, Bangalore, India, 2002
136. S. Reda, R. Drechsler, A. Orailoglu. On the Relation Between SAT and BDDs for Equivalence Checking, In Proceedings of International Symposium on Quality of Electronic Design (ISQED), pp. 394-399, San Jose, USA, 2002
137. D. Jankovic, R. Stankovic, R. Drechsler. Efficient Calculation of Fixed-Polarity Polynomial Expressions for Multi-Valued Logic Functions, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 76-82, Boston, USA, 2002
138. D.M. Miller, R. Drechsler. On the Construction of Multi-Valued Decision Diagrams, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 245-253, Boston, USA, 2002
139. R. Drechsler. Evaluation of Static Variable Ordering Heuristics for MDD Construction, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 254-260, Boston, USA, 2002
140. M. Thornton, R. Drechsler, D.M. Miller. Multi-Output Timed Shannon Circuits, In Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 47-52, Pittsburgh, USA, 2002
141. M. Kerttu, P. Lindgren, M. Thornton, R. Drechsler. Switching Activity Estimation for Finite State Machines for Low Power Synthesis (Poster), In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Scottsdale, USA, 2002
142. W. Townsend, M. Thornton, R. Drechsler, D.M. Miller. Computing Walsh, Arithmetic and Reed-Muller Spectral Decision Diagrams Using Graph Transformations, In IEEE Great Lakes Symposium on VLSI (GLSV), pp. 178-183, New York, USA, 2002
143. R. Drechsler, D. Große. Reachability Analysis for Formal Verification of SystemC, In Euromicro Symposium on Digital System Design (DSD), pp. 337-340, Dortmund, Germany, 2002
144. D. Janković, R. Stanković, R. Drechsler. Decision Diagrams Optimization Using Copy Properties, In Euromicro Symposium on Digital System Design (DSD), pp. 236-243, Dortmund, Germany, 2002

145. R. Drechsler, W. Günther, T. Eschbach, L. Linhard, G. Angst. Recursive Bi-Partitioning of Netlists for Large Number of Partitions, In Euromicro Symposium on Digital System Design (DSD), pp. 38-44, Dortmund, Germany, 2002
146. T. Eschbach, W. Günther, R. Drechsler, B. Becker. Crossing Reduction by Windows Optimization, In International Symposium on Graph Drawing (GD), LNCS 2528, pp. 285-294, Irvine, USA, 2002
147. G. Fey, R. Drechsler. Utilizing BDDs for disjoint SOP minimization, In Proceedings of IEEE Midwest Symposium on Circuits and Systems (MWSCAS), Tulsa, USA, 2002
148. G. Fey, R. Drechsler. Minimizing the Number of Paths in BDDs, In Symposium on Integrated Circuits and System Design, pp. 359-364, Porto Alegre, Brazil, 2002
149. R. Drechsler. JADE: Implementation and Visualization of a BDD Package in JAVA, In IEEE Design, Automation and Test in Europe (DATE) - User Forum, page 259, Paris, France, 2002
150. D. Jankovic, R. S. Stankovic, R. Drechsler. Decision Diagram Optimization Using Copy Properties. In Euromicro Symposium on Digital System Design (DSD), pp. 236-243, Dortmund, Germany, 2002
151. R. Ebdnt, W. Günther, R. Drechsler. Combination of Lower Bounds in Exact BDD Minimization, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 758-763, Munich, Germany, 2003
152. R. Drechsler, N. Drechsler. Minimization of Transitions by Complementation and Resequencing using Evolutionary Algorithms, In IASTED International Multi-Conference Applied Informatics (AI), IASTED International Conference on Artificial Intelligence and Applications (AIA), Innsbruck, Austria, 2003
153. D. Große, R. Drechsler. Formal Verification of LTL Formulas for SystemC Designs (Poster), In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. V:245-V:248, Bangkok, Thailand, 2003
154. R. Drechsler. Synthesizing Checkers for On-line Verification of System-on-Chip Designs, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. IV:748-IV:751, Bangkok, Thailand, 2003
155. D. Popel, R. Drechsler. Efficient Minimization of Multi-Valued Decision Diagrams for Incompletely Specified Functions, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 241-246, Tokyo, Japan, 2003
156. D.M. Miller, R. Drechsler. Augmented Sifting for Multiple-Valued Decision Diagrams, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 375-382, Tokyo, Japan, 2003
157. D. Große, G. Fey, R. Drechsler. Modeling Multi-Valued Circuits in SystemC, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 281-286, Tokyo, Japan, 2003
158. G. Fey, S. Kinder, R. Drechsler. Using Games for Benchmarking and Representing the Complete Solution Space Using Symbolic Techniques, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 361-366, Tokyo, Japan, 2003
159. R. Drechsler, J. Shi, G. Fey. MuTaTe: An Efficient Design for Testability Technique for Multiplexor based Circuits (Poster), In IEEE Great Lakes Symposium on VLSI (GLSV), pp. 80-83, Washington, USA, 2003
160. G. Fey, R. Drechsler. Finding Good Counter-Examples to Aid Design Verification, In First ACM & IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE), pp. 51-52, Mont Saint-Michel, France, 2003
161. M. Hilgemeier, N. Drechsler, R. Drechsler. Fast Heuristics for the Edge Coloring of Large Graphs, In Euromicro Symposium on Digital System Design (DSD), pp. 230-237, Antalya, Turkey, 2003
162. D. Große, R. Drechsler, L. Linhard, G. Angst. Efficient Automatic Visualization of SystemC Designs, In Forum on Specification & Design Languages (FDL), pp. 646-657, Frankfurt, Germany, 2003
163. N. Drechsler, R. Drechsler. Exploration of Sequential Depth by Evolutionary Algorithms, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI), pp. 81-85, Darmstadt, Germany, 2003
164. V. Ciriani, A. Bernasconi, R. Drechsler. Testability of SPP Three-Level Logic Networks, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI), pp. 331-336, Darmstadt, Germany, 2003
165. J. Shi, G. Fey, R. Drechsler. BDD based Synthesis of Symmetric Functions with Full Path- Delay Fault Testability, In IEEE Asian Test Symposium (ATS), pp. 290-293, Xi'an, 2003
166. M. Hilgemeier, N. Drechsler, R. Drechsler. Minimizing the Number of One-Paths in BDDs by an Evolutionary Algorithm, In Proceedings of IEEE Congress on Evolutionary Computation (CEC), Vol. 3, pp. 1724-1731, Canberra, Australia, 2003
167. R. Drechsler, A. Breiter. Hardware Project Management – What we Can Learn from the Software Development Process for Hardware Design?, In 4th Conference of Informatics and Information Technologies, Bitola, North Macedonia, 2003

168. R. Ebdendt, W. Günther, R. Drechsler. Minimization of the Expected Path Length in BDDs Based on Local Changes, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 866-871, Yokohama, Japan, 2004
169. R. Ebdendt, W. Günther, R. Drechsler. Combining Ordered Best-First Search with Branch and Bound for Exact BDD Minimization, In Proceedings of Asia and South Pacific Design Automation Conference 2004 (ASP-DAC), pp. 876-879, Yokohama, Japan, 2004
170. G. Fey, R. Drechsler. Improving Simulation-Based Verification by Means of Formal Methods, In Proceedings of Asia and South Pacific Design Automation Conference 2004 (ASP-DAC), pp. 640-643, Yokohama, Japan, 2004
171. S. Safarpour, A. Veneris, R. Drechsler, J. Hang. Managing Don't Cares in Boolean Satisfiability, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), Vol. I, pp. 260-265, Paris, France, 2004
172. T. Eschbach, R. Drechsler, B. Becker. Placement and Routing Optimization for Circuits Derived from BDDs, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Vancouver, Canada, 2004
173. G. Fey, R. Drechsler, M. Cisielski. Algorithms for Taylor Expansion Diagrams, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 235-240, Toronto, Canada, 2004
174. D. Janković, R. Stanković, R. Drechsler. Reduction of Sizes of Multiple-Valued Decision Diagrams by Copy Properties, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 223-228, Toronto, Canada, 2004
175. D. Große, R. Drechsler. Checkers for SystemC Designs, In Second ACM & IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE), pp. 171-178, San Diego, USA, 2004
176. G. Fey, J. Shi, R. Drechsler. BDD Circuit Optimization for Path Delay Fault Testability, In Euromicro Symposium on Digital System Design (DSD), pp. 168-172, Rennes, France, 2004
177. M. Ali, A. Veneris, S. Safarpour, R. Drechsler, A. Smith, M. Abadir. Debugging Sequential Circuits Using Boolean Satisfiability, In Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), pp. 204-209, San Jose, USA, 2004
178. J. Peleska, D. Große, A. Haxthausen, R. Drechsler. Automated Verification For Train Control Systems, In Proceedings of Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT), pp. 252-265, Braunschweig, Germany, 2004
179. J. Shi, G. Fey, R. Drechsler. Bridging Fault Testability of BDD Circuits, In Proceedings of Asia and South Pacific Design Automation Conference 2005 (ASP-DAC), pp. 188-191, Shanghai, China, 2005
180. R. Ebdendt, R. Drechsler. Lower Bounds for Dynamic BDD Reordering, In Proceedings of Asia and South Pacific Design Automation Conference 2005 (ASP-DAC), pp. 579-582, Shanghai, China, 2005
181. S. Kinder, G. Fey, R. Drechsler. Controlling the Memory During Manipulation of Word-Level Decision Diagrams, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 250-255, Calgary, Canada, 2005
182. D. Große, R. Drechsler. CheckSyC: An Efficient Property Checker for RTL SystemC Designs, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 4167-4170, Kobe, 2005
183. S. Safarpour, A. Veneris, G. Fey, R. Drechsler. Utilizing Don't Care States in SAT-based Bounded Sequential Problems, In IEEE Great Lakes Symposium on VLSI (GLSV), Chicago, USA, pp. 264-269, 2005
184. J. Shi, G. Fey, R. Drechsler, A. Glowatz, F. Hapke, J. Schloeffel. PASSAT: Efficient SAT-based test pattern generation for industrial circuits, In Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 212-217, Tampa, USA, 2005
185. R. Ebdendt, R. Drechsler. Quasi-Exact BDD Minimization using Relaxed Best-First Search, In Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 59-64, Tampa, USA, 2005
186. D. Große, R. Drechsler. Acceleration of SAT-based Iterative Property Checking, In Proceedings of Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), LNCS 3725, pp. 349-353, Saarbrücken, Saarland, 2005
187. R. Ebdendt, R. Drechsler. Exact BDD Minimization for Path-Related Objective Functions, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI-SOC), pp. 525-530, Perth, Australia, 2005
188. M. Ali, S. Safarpour, A. Veneris, M. Abadir, R. Drechsler. Post-Verification Debugging of Hierarchical Designs, In Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), pp. 871-876, San Jose, USA, 2005

189. J. Shi, G. Fey, R. Drechsler, A. Glowatz, F. Hapke, J. Schlöffel. Experimental Studies on SAT-based Test Pattern Generation for Industrial Circuits, In Proceedings of the 6th International Conference on ASIC (ASICON), pp. 967-970, Shanghai, China, 2005
190. R. Drechsler, G. Fey, S. Kinder. An Integrated Approach for Combining BDD and SAT Provers, In Proceedings of 19th International Conference on VLSI Design, Hyderabad, India, 2006
191. G. Fey, D. Große, R. Drechsler. Avoiding False Negatives in Formal Verification for Protocol-Driven Blocks, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 1225-1226, Munich, Germany, 2006
192. A. Bernasconi, V. Ciriani, R. Drechsler, T. Villa. Efficient Minimization of Fully Testable 2-SPP Networks, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 1300-1305, Munich, Germany, 2006
193. G. Fey, S. Safarpour, A. Veneris, R. Drechsler. On the Relation Between Simulation-based and SAT-based Diagnosis, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 1139-1144, Munich, Germany, 2006
194. C. Genz, R. Drechsler. System Exploration of SystemC Designs, In Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 335-340, Karlsruhe, Germany, 2006
195. S. Safarpour, A. Veneris, R. Drechsler. Integrating Observability Don't Cares in All-Solution SAT Solvers, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Kos, Greece, 2006
196. R. Ebdndt, R. Drechsler. On the Sensitivity of BDDs with Respect to Path-Related Objective Functions, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Kos, Greece, 2006
197. G. Fey, J. Shi, R. Drechsler. Efficiency of Multiple-Valued Encoding in SAT-based ATPG, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), Singapore, Malaysia, 2006
198. D. Große, U. Kühne, R. Drechsler. HW/SW Co-Verification of Embedded Systems using Bounded Model Checking, In IEEE Great Lakes Symposium on VLSI (GLSV), Philadelphia, USA, 2006
199. R. Ebdndt, R. Drechsler. A Framework for Quasi-Exact Optimization using Relaxed Best-First Search, In Proceedings of Annual German Conference on Artificial Intelligence (KI), LNAI 4314, pp. 331-345, Bremen, Germany, 2006
200. B. Muranko, R. Drechsler. Technical Documentation of Software and Hardware in Embedded Systems, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI-SOC), Nice, France, 2006
201. S. Staber, G. Fey, R. Bloem, R. Drechsler. Automatic Fault Localization for Property Checking, Best Paper Award, In Haifa Verification Conference, LNCS 4383, pp. 50-64, Haifa, Israel, 2006
202. G. Fey, T. Warode, R. Drechsler. Reusing Learned Information in SAT-based ATPG, In Proceedings of International Conference on VLSI Design, Bangalore, India, 2007
203. S. Kinder, R. Drechsler. Formal Verification of Counting Heads for Railways, In Proceedings of Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT), pp. 65-76, Braunschweig, Germany, 2007
204. D. Große, U. Kühne, R. Drechsler. Estimating Functional Coverage in Bounded Model Checking, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), Nice, France, 2007
205. A. Süßflow, N. Drechsler, R. Drechsler. Robust Multi-Objective Optimization in High Dimensional Spaces, In Proceedings of International Conference on Evolutionary Multi-Criterion Optimization (EMO), LNCS 4403, pp. 715-726, Matsushima, 2007
206. G. Fey, R. Drechsler. Ein formaler Ansatz zum Robustheitsnachweis, In 1. GMM/GI/ITGFachtagung Zuverlässigkeit und Entwurf, München, Germany, 2007
207. D. Große, R. Ebdndt, R. Drechsler. Improvements for Constraint Solving in the SystemC Verification Library, In IEEE Great Lakes Symposium on VLSI (GLSV), pp. 493-496, Stresa, Italy, 2007
208. D. Große, X. Chen, G. Dueck, R. Drechsler. Exact SAT-based Toffoli Network Synthesis, In IEEE Great Lakes Symposium on VLSI (GLSV), pp. 96-101, Stresa, Italy, 2007
209. C. Genz, R. Drechsler, L. Linhard, G. Angst. Visualization of SystemC Designs, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 413-416, New Orleans, USA, 2007
210. S. Eggersgluß, G. Fey, R. Drechsler. SAT-based ATPG for Path Delay Faults in Sequential Circuits, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3671-3674, New Orleans, USA, 2007
211. M. Amoui, D. Große, M.A. Thornton, R. Drechsler. Evaluation of Toggle Coverage for MVL Circuits Specified in the SystemVerilog HDL, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), Oslo, Norway, 2007

212. S. Eggersgluß, D. Tille, G. Fey, R. Drechsler, A. Glowatz, F. Hapke, J. Schloffel. Experimental Studies on SAT-based ATPG for Gate Delay Faults, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), Oslo, Norway, 2007
213. A. Süllflow, R. Drechsler. Modeling a Fully Scalable Reed-Solomon Encoder/Decoder over $GF(p^m)$ in SystemC, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), Oslo, Norway, 2007
214. U. Kühne, D. Große, R. Drechsler. Improving the Quality of Bounded Model Checking by Means of Coverage Estimation, In Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 165-170, Porto Alegre, 2007
215. S. Eggersgluß, G. Fey, R. Drechsler, A. Glowatz, F. Hapke, J. Schloeffel. Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults, In ACM-IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE), pp. 181-187, Nizza, France, 2007
216. S. Kinder, R. Drechsler. Proving Completeness of Properties in Formal Verification of Counting Heads for Railways, In Euromicro Symposium on Digital System Design (DSD), pp. 396-403, Lübeck, Germany, 2007
217. G. Fey, A. Bernasconi, V. Ciriani, R. Drechsler. On the Construction of Small Fully Testable Circuits with Low Depth, In Euromicro Symposium on Digital System Design (DSD), pp. 563-569, Lübeck, Germany, 2007
218. R. Drechsler, A. Breiter. Hardware Project Management - What we Can Learn from the Software Development Process for Hardware Design?, In International Conference on Software and Data Technologies, Barcelona, Spain, 2007
219. S. Eggersgluß, R. Drechsler. Improving Test Pattern Compactness in SAT-based ATPG, In IEEE Asian Test Symposium (ATS), Beijing, China, 2007
220. C. Genz, F. Rogin, R. Drechsler, S. Rülke. An Integrated SystemC Debugging Environment, In Forum on Specification & Design Languages (FDL), Barcelona, Spain, 2007
221. S. Pandey, C. Genz, R. Drechsler. Co-Synthesis of Custom On-Chip Bus and Memory for MPSoC Architectures, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI-SOC), Atlanta, USA, 2007
222. R. Wille, G. Fey, D. Große, S. Eggersgluß, R. Drechsler. SWORD: A SAT like Prover Using Word Level Information, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI-SOC), pp. 88-93, Atlanta, USA, 2007
223. D. Große, H. Peraza, W. Klingauf, R. Drechsler. Measuring the Quality of a SystemC Testbench by using Code Coverage Techniques, In Forum on specification & Design Languages (FDL), Received Best Paper Award, pp. 146-151, Barcelona, Spain, 2007
224. S. Kinder, R. Drechsler. Modeling and Formal Verification of Counting Heads for Railways, In Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT), Braunschweig, Germany 2007
225. S. Pandey, R. Drechsler. Robust On-Chip Bus Architecture Synthesis for MPSoCs Under Random Tasks Arrival, In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 601-606, Seoul, South Korea, 2008
226. S. Pandey, R. Drechsler. Slack Allocation Based Co-Synthesis and Optimization of Bus and Memory Architectures for MPSoCs, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 206-211, Munich, Germany, 2008
227. F. Rogin, T. Klotz, G. Fey, R. Drechsler, S. Rülke. Automatic Generation of Complex Properties for Hardware Designs, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 545-548, Munich, Germany, 2008
228. M. Palla, J. Bargfrede, K. Koch, W. Anheier, R. Drechsler. Adaptive Branch and Bound using SAT to Estimate False Crosstalk, In Proceedings of International Symposium on Quality of Electronic Design (ISQED), pp. 508-513, San Jose, USA, 2008
229. G. Fey, R. Drechsler. A Basis for Formal Robustness Checking, In Proceedings of International Symposium on Quality of Electronic Design (ISQED), pp. 784-789, San Jose, USA, 2008
230. S. Pandey, R. Drechsler, T. Murgan, M. Glesner. Process Variations Aware Robust on-Chip Bus Architecture Synthesis for MPSoCs, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Seattle, USA, 2008
231. A. Süllflow, G. Fey, R. Bloem, R. Drechsler. Using Unsatisfiable Cores to Debug Multiple Design Errors, In IEEE Great Lakes Symposium on VLSI (GLSV), pp. 77-82, Orlando, USA, 2008

232. D. Große, R. Wille, G. Dueck, R. Drechsler. Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don't Cares, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 214-219, Dallas, USA, 2008
233. R. Wille, D. Große, L. Teuber, G. Dueck, R. Drechsler. RevLib: An Online Resource for Reversible Functions and Reversible Circuits, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 220-225, Dallas, USA, 2008
234. D. Logofatu, R. Drechsler. Comparative Study by Solving the Test Compaction Problem, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), Dallas, USA, 2008
235. S. Eggersgluß, R. Drechsler. On the Influence of Boolean Encodings in SAT-based ATPG for Path Delay Faults, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 94-99, Dallas, USA, 2008
236. R. Wille, D. Große, M. Soeken, R. Drechsler. Using Higher Levels of Abstraction for Solving Optimization Problems by Boolean Satisfiability, In Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 411-416, Montpellier, France, 2008
237. D. Große, R. Wille, R. Drechsler. Contradiction Analysis for Constraint-based Random Simulation, In Forum on Specification & Design Languages (FDL), Stuttgart, Germany, 2008
238. R. Wille, G. Fey, M. Messing, G. Angst, L. Linhard, R. Drechsler. Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking, In Euromicro Symposium on Digital System Design (DSD), pp. 542-549, Parma, Italy, 2008
239. S. Kinder, R. Drechsler. Efficient Formal Verification of Track Vacancy Detection Sections, In Proceedings of Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT), Budapest, Hungary, 2008
240. A. Sülflow, R. Drechsler. Verficiation of PLC Programs using Formal Proof Techniques, In Proceedings of Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT), Budapest, Hungary, 2008
241. G. Fey, A. Sülflow, S. Frehse, U. Kühne, R. Drechsler. Formaler Nachweis der Fehlertoleranz von Schaltkreisen, In GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf, pp. 75-82, Ingolstadt, Germany, 2008
242. R. Wille, D. Große, G. Dueck, R. Drechsler. Reversible Logic Synthesis with Output Permutation, In Proceedings of International Conference on VLSI Design, pp. 189-194, New Delhi, India, 2009
243. U. Kühne, D. Große, R. Drechsler. Property Analysis and Design Understanding in a Quality-Driven Bounded Model Checking Flow, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 1246-1249, Nice, France, 2009
244. A. Sülflow, G. Fey, C. Braunstein, U. Kühne, R. Drechsler. Increasing the Accuracy of SAT-based Debugging, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), Nice, France, 2009
245. R. Wille, D. Große, S. Frehse, G. Dueck, R. Drechsler. Debugging of Toffoli Networks, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 1284-1289, Nice, France, 2009
246. C. Genz, R. Drechsler. Overcoming Limitations of the SystemC Data Introspection, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 590-593, Nice, France, 2009
247. D. Tille, R. Drechsler. A Fast Untestability Proof for SAT-based ATPG, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 38-43, Liberec, Czech Republic, 2009
248. R. Ebdndt, R. Drechsler. Approximate BDD Minimization by Weighted A*, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Taipei, Taiwan, 2009
249. A. Sülflow, R. Wille, G. Fey, R. Drechsler. Evaluation of Cardinality Constraints on SMT-based Debugging, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), Naha, Japan, 2009
250. R. Wille, D. Große, D.M. Miller, R. Drechsler. Equivalence Checking of Reversible Circuits, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), Naha, Japan, 2009
251. D. Große, R. Wille, U. Kühne, R. Drechsler. Contradictory Antecedent Debugging in Bounded Model Checking, In IEEE Great Lakes Symposium on VLSI (GLSV), pp. 173-176, Boston, USA, 2009
252. S. Eggersgluß, R. Drechsler. Increasing Robustness of SAT-based Delay Test Generation using Efficient Dynamic Learning Techniques, In IEEE European Test Symposium (ETS), pp. 81-86, Sevilla, Spain, 2009
253. A. Sülflow, U. Kühne, G. Fey, D. Große, R. Drechsler. WoLFram - A Word Level Framework for Formal Verification, In IEEE/IFIP International Symposium on Rapid System Prototyping (RSP), Paris, France, 2009
254. R. Wille, R. Drechsler. BDD-based Synthesis of Reversible Logic for Large Functions, In Proceedings of IEEE Design Automation Conference (DAC), pp. 270-275, San Francisco, USA, 2009

255. G. Fey, A. Süllflow, R. Drechsler. Computing Bounds for Fault Tolerance using Formal Techniques, In Proceedings of IEEE Design Automation Conference (DAC), pp. 190-195, San Francisco, USA, 2009
256. S. Frehse, G. Fey, A. Süllflow, R. Drechsler. Robustness Check for Multiple Faults Using Formal Techniques, In Euromicro Symposium on Digital System Design (DSD), Special Session on Fault Tolerance in Digital System Design, pp. 85-90, Patras, Greece, 2009
257. R. Wille, D. Große, F. Haedicke, R. Drechsler. SMT-based Stimuli Generation in the SystemC Verification Library, In Forum on Specification & Design Languages (FDL), Sophia Antipolis, France, 2009
258. F. Rogin, R. Drechsler, S. Rülke. Automatic Debugging of Systems-on-a-Chip Designs, In Proceedings of IEEE International SOC Conference (SOCC), Belfast, Northern Ireland, 2009
259. A. Süllflow, S. Frehse, G. Fey, R. Drechsler. Anwendungsbezogene Analyse der Robustheit von Digitalen Schaltungen, In GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf, pp. 45-52, Stuttgart, Germany, 2009
260. D. Tille, S. Eggersglüß, H. Le, R. Drechsler. Structural Heuristics for SAT-based ATPG, In Proceedings of IFIP International Conference on Very Large Scale Integration (VLSI-SOC), Florianopolis, Brazil, 2009
261. S. Eggersglüß, D. Tille, R. Drechsler. Speeding up SAT-based ATPG using Dynamic Clause Activation, In IEEE Asian Test Symposium (ATS), pp. 177-182, Taichung, Taiwan, 2009
262. M. Palla, J. Bargfrede, S. Eggersglüß, W. Anheier, R. Drechsler. Timing Arc Based Logic Analysis for False Noise Reduction, In Proceedings of ACM/IEEE International Conference on Computer Aided Design (ICCAD), pp. 225-230, San Jose, USA, 2009
263. D. Tille, R. Drechsler. A Fast Untestability Proof for SAT-based ATPG, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, pp. 38-43, Liberec, Czech Republic, 2009
264. M. Soeken, R. Wille, M. Kuhlmann, M. Gogolla, R. Drechsler. Verifying UML/OCL Models Using Boolean Satisfiability, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 1341-1344, Dresden, Germany, 2010
265. A. Süllflow, G. Fey, R. Drechsler. Using QBF to Increase Accuracy of SAT-Based Debugging, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 641-644, Paris, France, 2010
266. S. Eggersglüß, D. Tille, R. Drechsler. Efficient Test Generation with Maximal Crosstalk-Induced Noise Using Unconstrained Aggressor Excitation, In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 649-652, Paris, France, 2010
267. M. Miller, R. Wille, R. Drechsler. Reducing Reversible Circuit Cost by Adding Lines, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 217-222, Barcelona, Spain, 2010
268. S. Frehse, R. Wille, R. Drechsler. Efficient Simulation-based Debugging of Reversible Logic, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 156-161, Barcelona, Spain, 2010
269. A. FINDER, R. Drechsler. An Evolutionary Algorithm for Optimization of Pseudo Kronecker Expressions, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), Barcelona, Spain, 2010
270. D. Tille, S. Eggersglüß, R. Krenz-Baath, J. Schloeffel, R. Drechsler. Improving CNF Representations in SAT-based ATPG for Industrial Circuits using BDDs, In IEEE European Test Symposium (ETS), pp. 176-181, Prag, Czech Republic, 2010
271. J. Jung, S. Frehse, R. Wille, R. Drechsler. Enhancing Debugging of Multiple Missing Control Errors in Reversible Logic, In IEEE Great Lakes Symposium on VLSI (GLSVLSI), pp. 465-470, Rhode Island, USA, 2010
272. S. Frehse, G. Fey, R. Drechsler. A Better-Than-Worst-Case Robustness Measure, Best Paper Award, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 78-83, Vienna, Austria, 2010
273. S. Offermann, R. Wille, G. Dueck, R. Drechsler. Synthesizing Multiplier in Reversible Logic, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 335-340, Vienna, Austria, 2010
274. M. Soeken, R. Wille, G. Dueck, R. Drechsler. Window Optimization of Reversible and Quantum Circuits, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 341-345, Vienna, Austria, 2010
275. R. Wille, M. Soeken, R. Drechsler. Reducing the Number of Lines in Reversible Circuits, In Proceedings of IEEE Design Automation Conference (DAC), pp. 647-652, Anaheim, USA, 2010
276. S. Frehse, G. Fey, A. Süllflow, R. Drechsler. RobuCheck: A Robustness Checker for Digital Circuits, In Euromicro Symposium on Digital System Design (DSD), pp. 226-231, Lille, France, 2010

277. D. Große, H. Le, R. Drechsler. Proving Transaction and System-level Properties of Untimed SystemC TLM Designs, In Eighth ACM & IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE), pp. 113-122, Grenoble, France, 2010
278. R. Wille, S. Offermann, R. Drechsler. SyReC: A Programming Language for Synthesis of Reversible Circuits, Best Paper Award, In Forum on Specification & Design Languages (FDL), pp. 184-189, Southampton, England, 2010
279. F. Haedicke, B. Alizadeh, G. Fey, M. Fujita, R. Drechsler. Polynomial Datapath Optimization using Constraint Solving and Formal Modelling, In Proceedings of ACM/IEEE International Conference on Computer Aided Design (ICCAD), San Jose, USA, 2010
280. S. Eggersglüß, R. Drechsler. Robust Algorithms for High Quality Test Pattern Generation Using Boolean Satisfiability, In Proceedings of International Test Conference (ITC), Austin, USA, 2010
281. A. Süßflow, R. Drechsler. Automatic Fault Localization for Programmable Logic Controllers, In Proceedings of Formal Methods for Automation and Safety in Railway and Automotive Systems (FORMS/FORMAT), pp. 247-256, Braunschweig, Germany, USA, 2010
282. M. Soeken, R. Wille, R. Drechsler. Verifying Dynamic Aspects of UML Models, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), Grenoble, France, 2011
283. R. Wille, O. Kesözöcze, R. Drechsler. Determining the Minimal Number of Lines for Large Reversible Circuits, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), Grenoble, France, 2011
284. S. Eggersglüß, R. Drechsler. As-Robust-As-Possible Test Generation in the Presence of Small Delay Defects using Pseudo-Boolean Optimization, In Proceedings of IEEE Design, Automation and Test in Europe (DATE), pp. 1291-1297, Grenoble, France, 2011
285. M. Soeken, U. Kühne, M. Freibothe, G. Fey, R. Drechsler. Towards Automatic Property Generation for the Formal Verification of Bus Bridges, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Cottbus, Germany, 2011
286. M. Bawadekji, D. Große, R. Drechsler. TLM Protocol Compliance Checking at the Electronic System Level, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Cottbus, Germany, 2011
287. R. Wille, M. Soeken, D. Große, E. Schönborn, R. Drechsler. Designing a RISC CPU in Reversible Logic, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 170-175, Tuusula, Finland, 2011
288. D. Große, M. Groß, U. Kühne, R. Drechsler. Simulation-based Equivalence Checking between SystemC Models at different Levels of Abstraction, In IEEE Great Lakes Symposium on VLSI (GLSVLSI), Lausanne, Switzerland, 2011
289. R. Wille, A. Süßflow, R. Drechsler. VisSAT: Visualization of SAT Solver Internals for Computer Aided Hardware Verification, International Conference on Modeling, Simulation and Visualization Methods (MSV), pp. 36-39, Las Vegas, USA, 2011
290. R. Wille, H. Zhang, R. Drechsler. ATPG for Reversible Circuits Using Simulation, Boolean Satisfiability, and Pseudo Boolean Optimization, In Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 120-125, Chennai, India, 2011
291. M. Soeken, R. Wille, R. Drechsler. Encoding OCL Data Types for SAT-based Verification of UML/OCL Models, In International Conference on Tests & Proofs (TAP), pp. 152-170, Zurich, Switzerland, 2011
292. H. Zhang, S. Fehse, R. Wille, R. Drechsler. Determining Minimal Testsets for Reversible Circuits Using Boolean Satisfiability, In IEEE Region 8 AFRICON, Livingstone, 2011
293. M. Michael, D. Große, R. Drechsler. Analyzing Dependability Measures at the Electronic System Level, In Forum on Specification & Design Languages (FDL), Oldenburg, Germany, 2011
294. S. Offermann, R. Wille, R. Drechsler. Efficient Realization of Control Logic in Reversible Circuits, In Forum on Specification & Design Languages (FDL), Oldenburg, Germany, 2011
295. S. Fehse, F. Haedicke, M. Diepenbeck, G. Fey, R. Drechsler. Hochoptimierter Ablauf zur Robustheitsprüfung, In GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf, pp. 35-42, Hamburg, Germany, 2011
296. H. Zhang, R. Wille, R. Drechsler. Improved Fault Diagnosis for Reversible Circuits, In IEEE Asian Test Symposium (ATS), New Delhi, India, 2011

297. M. Soeken, U. Kühne, M. Freibothe, G. Fey, R. Drechsler. Automatic Property Generation for the Formal Verification of Bus Bridges, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 417-422, Cottbus, Germany, 2011
298. R. Drechsler, R. Wille. From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 78-85, Tuusula, Finland, 2011
299. M. Soeken, R. Wille, C. Hilken, N. Przigoda, R. Drechsler. Synthesis of Reversible Circuits with Minimal Lines for Large Functions, In Proceedings of Asia and South Pacific Design Automation Conference 2012 (ASP-DAC), pp. 85-92, Sydney, Australia, 2012
300. R. Wille, R. Drechsler, C. Oswald, A. Garcia-Ortiz. Automatic Design of Low-Power Encoders Using Reversible Circuit Synthesis, pp. 1036-1041, In Proceedings of Design, Automation and Test in Europe (DATE), Dresden, Germany, 2012
301. F. Haedicke, D. Große, R. Drechsler. A Guiding Coverage Metric for Formal Verification, In Proceedings of Design, Automation and Test in Europe (DATE), Dresden, Germany, 2012
302. M. Soeken, R. Wille, R. Drechsler. Eliminating Invariants in UML/OCL Models, In Proceedings of Design, Automation and Test in Europe (DATE), pp. 1142-1145, Dresden, Germany, 2012
303. R. Wille, M. Soeken, R. Drechsler. Debugging of Inconsistent UML/OCL Models, In Proceedings of Design, Automation and Test in Europe (DATE), pp. 1078-1083, Dresden, Germany, 2012
304. R. Wille, M. Soeken, N. Przigoda, R. Drechsler. Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 69 – 74, Victoria, Canada, 2012
305. M. Soeken, Z. Sasanian, R. Wille, M. Miller, R. Drechsler. Optimizing the Mapping of Reversible Circuits to Four-Valued Quantum Gate Circuits, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 173-178, Victoria, Canada, 2012
306. M. Soeken, R. Wille, C. Otterstedt, R. Drechsler. A Synthesis Flow for Sequential Reversible Circuits, In Proceedings of IEEE International Symposium on Multi-Valued Logic (ISMVL), pp. 299-304, Victoria, Canada, 2012
307. S. Eggersglüß, R. Krenz-Baath, A. Glowatz, F. Hapke, R. Drechsler. A New SAT-based ATPG for Generating Highly Compacted Test Sets, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 230-235, DOI: 10.1109/DDECS.2012.621906, Tallinn, Estonia, 2012
308. M. Soeken, R. Wille, R. Drechsler. Assisted Behavior Driven Development Using Natural Language Processing, In International Conference on Objects, Models, Components, Patterns (TOOLS Europe), pp. 269 - 287, DOI: 10.1007/978-3-642-30561-0_19, Prague, Czech Republic, 2012
309. S. Yang, R. Wille, D. Große, R. Drechsler. Coverage-driven Stimuli Generation, In Euromicro Conference on Digital System Design (DSD), pp. 525-528, DOI: 10.1109/DSD.2012.37, Izmir, Turkey, 2012
310. R. Wille, M. Soeken, E. Schönborn, R. Drechsler. Circuit Line Minimization in the HDL-based Synthesis of Reversible Logic, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 213 – 218, DOI: 10.1109/ISVLSI.2012.4, Amherst, USA, 2012
311. M. Michael, D. Große, R. Drechsler. Localizing Features of ESL Models for Design Understanding, In Forum on specification & Design Languages (FDL), pp. 120-125, Vienna, Austria, 2012
312. U. Kuehne, R. Drechsler. SyDe – a New Graduate School for System Design in an Excellent Setting, In European Computer Science Summit (ECSS), Barcelona, Spain, 2012.
313. K. Datta, I. Sen Gupta, H. Rahamann, R. Drechsler. An Evolutionary Approach to Reversible Logic Synthesis using Output Permutation, In IEEE International Design and Test Symposium (IDT), pp. 1-6, DOI: 10.1109/IDT.2013.6727117, Doha, Qatar, 2012
314. R. Drechsler, M. Diepenbeck, D. Große, U. Kühne, H. M. Le, J. Seiter, M. Soeken, R. Wille. Completeness-Driven Development, In International Conference on Graph Transformation (ICGT), pp. 38–50, DOI: 10.1007/978-3-642-33654-6_3, Bremen, Germany, 2012

- 315.S. Frehse, G. Fey, E. Arbel, K. Yorav, R. Drechsler. Complete and Effective Robustness Checking by Means of Interpolation, In Formal Methods in Computer-Aided Design (FMCAD), pp. 82-90, Cambridge, England, 2012
- 316.M. Soeken, R. Wille, S.-i. Minato, R. Drechsler. WiP: Using π DDs in the Design for Reversible Circuits, In Conference on Reversible Computation (RC), Copenhagen, Denmark, 2012
- 317.R. Drechsler, M. Soeken, R. Wille. Towards Dialog Systems for Assisted Natural Language Processing in the Design of Embedded Systems, In IEEE Design and Test Symposium 2012 (IDT), Doha, Qatar, 2012
- 318.R. Drechsler, R. Wille. Synthesis of Reversible Circuits Using Decision Diagrams, In International Symposium on Electronic System Design (ISED), pp. 1-5, DOI: 10.1109/ISED.2012.37, Kolkata, India, 2012
- 319.H. M. Le, D. Große, R. Drechsler. From Requirements and Scenarios to ESL Design in SystemC, In International Symposium on Electronic System Design (ISED), pp. 183-187, DOI: 10.1109/ISED.2012.36, Kolkata, India, 2012
- 320.R. Bloem, R. Drechsler, G. Fey, A. Finder, G. Hofferek, R. Könighofer, J. Raik, U. Repinski, A. Sülflow. FoREnSiC - An Automatic Debugging Environment for C Programs, In Haifa Verification Conference (HVC), pp. 260-265, DOI: 10.1007/978-3-642-39611-3_24, Haifa, Israel, 2012
- 321.M. F. S. Oliveira, C. Kuznik, W. Mueller, F. Haedicke, H. M. Le, D. Große, R. Drechsler, W. Ecker, V. Esen. The System Verification Methodology for Advanced TLM Verification, In International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 313 - 322, DOI: 10.1145/2380445.2380497, Tampere, Finland, 2012
- 322.F. Haedicke, H. M. Le, D. Große, R. Drechsler. CRAVE: An Advanced Constrained RANdom Verification Environment for SystemC, In International Symposium on System-on-Chip (SoC), pp. 1-7, DOI: 10.1109/ISSoC.2012.6376356, Tampere, Finland, 2012
- 323.R. Drechsler, M. Soeken, R. Wille. Formal Specification Level: Towards Verification-driven Design Based on Natural Language Processing, In Forum on specification & Design Languages (FDL), pp. 53-58, DOI:10.1007/978-3-319-01418-0_3, Vienna, Austria, 2012
- 324.R. Drechsler, R. Wille. Reversible Circuits: Recent Accomplishments and Future Challenges for an Emerging Technology, In International Symposium on VLSI Design and Test (VDAT), pp. 383-392, DOI: 10.1007/978-3-642-31494-0_53, Shibpur, India, 2012
- 325.H. M. Le, D. Große and R. Drechsler. Scalable Fault Localization for SystemC TLM Designs, In Design, Automation & Test in Europe (DATE), pp. 35-38, DOI: 10.7873/DATE.2013.022, Grenoble, France, 2013
- 326.R. Wille, M. Gogolla, M. Soeken, M. Kuhlmann, R. Drechsler. Towards a Generic Verification Methodology for System Models, In Design, Automation & Test in Europe (DATE), pp. 1193 – 1196, Grenoble, France, 2013
- 327.J. Seiter, R. Wille, M. Soeken, R. Drechsler. Determining Relevant Model Elements for the Verification of UML/OCL Specifications, In Design, Automation & Test in Europe (DATE), pp. 1189-1192, DOI: 10.7873/DATE.2013.247, Grenoble, France, 2013
- 328.R. Drechsler, I. Harris, E. Wolfgang, R. Findenig, R. Wille. Design and Verification of Embedded Systems from Natural Language Description, In Design, Automation & Test in Europe (DATE), Grenoble, France, 2013
- 329.R. Wille, M. Soeken, C. Otterstedt, R. Drechsler. Improving The Mapping of Reversible Circuits to Quantum Circuits Using Multiple Target Lines, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 145-150, DOI: 10.1109/ASPDAC.2013.6509587, Yokohama, Japan, 2013
- 330.H. M. Le, D. Große, R. Drechsler, V. Herdt. Verifying SystemC using an Intermediate Verification Language and Symbolic Simulation, In Design Automation Conference (DAC), page 6, DOI: 10.1145/2463209.2488877, Austin, USA, 2013
- 331.R. Wille, H. Zang, V. Herdt, R. Drechsler. Fault Ordering for Automatic Test Pattern Generation of Reversible Circuits, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 29-34, DOI: 10.1109/ISMVL.2013.28, Toyama, Japan, 2013

- 332.L. Tague, M. Soeken, S. Minato, R. Drechsler. Debugging of Reversible Circuits using π DDs, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 316-321, DOI: 10.1109/ISMVL.2013.22, Toyama, Japan, 2013
- 333.N. Abdessaied, M. Soeken, R. Wille, R. Drechsler. Exact Template Matching Using Boolean Satisfiability, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 328-333, DOI: 10.1109/ISMVL.2013.26, Toyama, Japan, 2013
- 334.N. Abdessaied, R. Wille, M. Soeken, R. Drechsler. Reducing the Depth of Quantum Circuits Using Additional Lines, In Conference on Reversible Computation (RC), DOI:10.1007/978-3-642-38986-3_18, Victoria, Canada, 2013
- 335.A. Deb, D. Kumar Das, H. Rahaman, B. B. Bhattacharya, R. Wille, R. Drechsler. Reversible Circuit Synthesis of Symmetric Functions Using a Simple Regular Structure, In Conference on Reversible Computation (RC), pp. 182–195, DOI: 10.1007/978-3-642-38986-3_15, Victoria, Canada, 2013
- 336.K. Datta, G. Rathi, R. Wille, I. Sengupta, H. Rahaman, R. Drechsler. Exploiting Negative Control Lines in the Optimization of Reversible Circuits, In Conference on Reversible Computation (RC), DOI: 10.1007/978-3-642-38986-3_17, Victoria, Canada, 2013
- 337.P. Niemann, R. Wille, R. Drechsler. On the „Q“ in QMDDs: Efficient Representation of Quantum Functionality in the QMDD Data-structure, In Conference on Reversible Computation (RC), pp. 125–140, DOI: 10.1007/978-3-642-38986-3_11, Victoria, Canada, 2013
- 338.J. Stoppe, R. Wille, R. Drechsler. Data Extraction from SystemC Design using Debug Symbols and the SystemC API, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 26-31, DOI: 10.1109/ISVLSI.2013.6654618, Natal, Brazil, 2013.
- 339.R. Wille, R. Drechsler. The SyReC Hardware Description Language: Enabling Scalable Synthesis of Reversible Circuits, In IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1063-1066, doi: 10.1109/MWSCAS.2013.6674836, Columbus, 2013
- 340.N. Drechsler, A. Sülflow, R. Drechsler. Incorporating User Preferences in Many-Objective Optimization using Relation Epsilon-Preferred, In International Conference on Evolutionary Computation Theory and Applications, DOI: 10.1007/s11047-014-9422-0, Vilamoura, Portugal, 2013
- 341.S. Yang, R. Wille, D. Große, R. Drechsler. Minimal Stimuli Generation in Simulation-based Verification, In EUROMICRO Digital System Design Conference, pp. 439-444, DOI: 10.1109/DSD.2013.55, Santander, Spain, 2013
- 342.J. Stoppe, R. Wille, R. Drechsler. Cone of Influence Analysis at the Electronic System Level Using Machine Learning, In EUROMICRO Digital System Design Conference, Santander, pp. 582-587, DOI: 10.1109/DSD.2013.69, Spain, 2013
- 343.R. Wille, N. Przigoda, R. Drechsler. A Compact and Efficient SAT Encoding for Quantum Circuits, In IEEE AFRICON Conference, pp. 1-6, DOI: 10.1109/AFRCON.2013.6757630, 2013
- 344.R. Wille, S. Stelter, R. Drechsler. Exploiting Reversibility in the Complete Simulation of Reversible Circuits, In IEEE AFRICON Conference, pp. 1-6, DOI: 10.1109/AFRCON.2013.6757629, 2013
- 345.S. Eggersglüß, R. Wille, R. Drechsler. Improved SAT-based ATPG: More Constraints, Better Compaction, In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 85-90, DOI: 10.1109/ICCAD.2013.6691102, San Jose, USA, 2013
- 346.M. Soeken, R. Drechsler. Grammar-based Program Generation Based on Model Finding, In IEEE Design and Test Symposium (IDT), pp. 1-5, DOI: 10.1109/IDT.2013.6727084, 2013
- 347.R. Drechsler, M. Soeken. Hardware-Software Co-Visualization: Developing Systems in the Holodeck, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 1-4, DOI: 10.1109/DDECS.2013.6549775, Karlovy Vary, Czech Republic, 2013
- 348.R. Drechsler, D. Große, H. M. Le, A. Sülflow. Synchronized Debugging across Different Abstraction Levels in System Design, In embedded world Conference 2013, Nürnberg, Germany, 2013
- 349.P. Niemann, R. Wille, R. Drechsler. Efficient Synthesis of Quantum Circuits Implementing Ckifford Group Operations, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 483-488, DOI: 10.1109/ASPDAC.2014.674293, Singapore, Malaysia, 2014

- 350.R. Wille, A. Lye, R. Drechsler. Optimal SWAP Gate Insertion for Nearest Neighbor Quantum Circuits, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 489-494, DOI: 10.1109/ASPDAC.2014.6742939, Singapore, Malaysia, 2014
- 351.H. M. Le, R. Drechsler. Towards Verifying Determinism of SystemC Designs, In Design, Automation and Test in Europe (DATE), pp. 1-4, DOI: 10.7873/DATE.2014.166, Dresden, Germany, 2014
- 352.R. Drechsler, C. Chevallaz, F. Fummi, A. Hu, R. Morad, F. Schirrmeister, A. Goryachev. Future SoC Verification Methodology: UVM Evolution or Revolution?, In Design, Automation and Test in Europe (DATE), pp. 1-5, DOI: 10.7873/DATE.2014.385, Dresden, 2014
- 353.C. Bandyopadhyay, H. Rahaman, R. Drechsler. A Cube Pairing Approach for Synthesis of ESOP based Reversible Circuit, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 109-114, DOI: 10.1109/ISMVL.2014.27, Bremen, Germany, 2014
- 354.S. Eggersgluß, K. Schmitz, R. Krenz-Baath, R. Drechsler. Optimization-based Multiple Target Test Generation for Highly Compacted Test Sets, In IEEE European Test Symposium (ETS), pp. 1-6, DOI: 10.1109/ETS.2014.6847807, Paderborn, Germany, 2014
- 355.O. Keszöcze, R. Wille, T. Ho, R. Drechsler. Exact One-pass Synthesis of Digital Microfluidic Biochips, In Design Automation Conference (DAC), pp. 1-6, DOI: 10.1145/2593069.2593135, San Francisco, USA, 2014
- 356.E. Schönborn, K. Datta, R. Wille, I. Sengupta, H. Rahaman, R. Drechsler. Optimizing DD-based Synthesis of Reversible Circuits using Negative Control Lines, In IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 129-134, doi: 10.1109/DDECS.2014.6868776, Warsaw, Poland, 2014
- 357.R. Wille, J. Stoppe, E. Schönborn, K. Datta, R. Drechsler. RevVis: Visualization of Structures and Properties in Reversible Circuits, In Conference in Reversible Computation (RC), pp. 111–124, DOI: 10.1007/978-3-319-08494-7_9, Kyoto, Japan, 2014
- 358.P. Niemann, R. Wille, R. Drechsler. Equivalence Checking in Multi-level Quantum Systems, In Conference in Reversible Computation (RC), DOI: 10.1007/978-3-319-08494-7_16, Kyoto, Japan, 2014
- 359.N. Abdessaied, M. Soeken, R. Drechsler. Quantum Circuit Optimization by Hadamard Gate Reduction, In Conference in Reversible Computation (RC), pp. 149–162, DOI: 10.1007/978-3-319-08494-7_12, Kyoto, Japan, 2014
- 360.M. Miller, M. Soeken, R. Drechsler. Mapping NCV Circuits to Optimized Clifford+T Circuits, In Conference in Reversible Computation (RC), pp. 163–175, DOI: 10.1007/978-3-319-08494-7_13, Kyoto, Japan, 2014
- 361.J. Peters, R. Wille, R. Drechsler. Generating SystemC Implementations for Clock Constraints specified in UML/MARTE CCSL, In International Conference on Engineering of Complex Computer Systems (ICECCS), pp. 116-125, DOI: 10.1109/ICECCS.2014.24, Tianjin, North China, 2014
- 362.M. Diepenbeck, U. Kühne, M. Soeken, R. Drechsler. Behaviour Driven Development for Tests and Verification, In International Conference on Test & Proofs (TAP), DOI:10.1007/978-3-319-09099-3_5, York, UK, 2014
- 363.B. Becker, R. Drechsler, S. Eggersgluß, M. Sauer. Recent Advances in SAT-based ATPG: Non-Standard Fault Models, Multi Constraints and Optimization, In International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), pp. 1-10, DOI: 10.1109/DTIS.2014.6850674, San Torini, 2014
- 364.H. M. Le, R. Drechsler. CRAVE 2.0: The Next Generation Constrained Random Stimuli Generator for SystemC, In Design and Verification Conference (DVCon Europe), Munich, Germany, 2014
- 365.S. Yang, R. Wille, R. Drechsler. Improving Coverage of Simulation-based Verification by Dedicated Stimuli Generation, In EUROMICRO Conference on Digital System Design (DSD), pp. 599-606, DOI: 10.1109/DSD.2014.100, Verona, Italy, 2014
- 366.J. Stoppe, R. Wille, R. Drechsler. Validating ESL Implementations Against Their Formal Specifications, In Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1-8, DOI: 10.1145/2660540.2660981, Aracaju, Brazil, 2014

- 367.O. Keszöcze, R. Wille, R. Drechsler. Exact Routing for Digital Microfluidic Biochips with Temporary Blockages, In International Conference on Computer-Aided Design (ICCAD), pp. 405-410, DOI: 10.1109/ICCAD.2014.7001383, San Jose, USA, 2014
- 368.S. Yang, R. Wille, R. Drechsler. Determining Cases of Scenarios to Improve Coverage in Simulation-based Verification, In Symposium on Integrated Circuits and System Design (SBCCI), pp. 1-7, DOI: 10.1145/2660540.2660979, Aracaju, Brazil, 2014
- 369.C. Hilken, J. Seiter, R. Wille, U. Kühne, R. Drechsler. Verifying Consistency between Activity Diagrams and Their Corresponding OCL Contracts, In Forum on Specification and Design Languages (FDL), pp. 1-7, DOI: 10.1109/FDL.2014.7119340, Munich, Germany, 2014
- 370.J. Seiter, U. Kühne, R. Wille, R. Drechsler. Automatic Refinement Checking for Formal System Models, In Forum on Specification and Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL.2014.7119339, Munich, Germany, 2014
- 371.H. Riener, M. Soeken, C. Werther, G. Fey, R. Drechsler. metaSMT: A Unified Interface to SMT-LIB2, In Forum on Specification and Design Language (FDL), pp. 1-6, DOI: 10.1109/FDL.2014.7119353, Munich, Germany, 2014
- 372.M. Soeken, C.B. Harris, N. Abdessaied, I.G. Harris, R. Drechsler. Automating the Translation of Assertions Using Natural Language Processing Techniques, In Forum on Specification and Design Language (FDL), pp. 1-8, DOI: 10.1109/FDL.2014.7119356, Munich, Germany, 2014
- 373.R. Drechsler, U. Kühne. Safe IP Integration Using Container Modules, In International Symposium on Electronic System Design (ISED), pp. 1-4, DOI: 10.1109/ISED.2014.8, Mangalore, India, 2014
- 374.R. Drechsler, M. Soeken, R. Wille. Automated and Quality-driven Requirements Engineering, In International Conference on Computer Aided Design (ICCAD), pp. 586 - 590, San Jose, USA, 2014
- 375.M. Soeken, N. Abdessaied, A. Allahyari-Abhari, A. Buzo, L. Musat, G. Pelz, R. Drechsler. Quality Assessment for Requirements based on Natural Language Processing, In Special Session at the Forum on specification & Design Languages (FDL), Munich, Germany, 2014
- 376.J. Stoppe, R. Wille, R. Drechsler. Validating SystemC Implementations Against Their Formal Specifications, In Symposium on Integrated Circuits and System Design (SBCCI), pp. 1-8, DOI: 10.1145/2660540.2660981, Aracaju, Brazil, 2014
- 377.R. Drechsler, H. M. Le, M. Soeken. Self-Verification as the Key Technology for Next Generation Electronic Systems, In Symposium on Integrated Circuits and System Design (SBCCI), pp. 1-4, DOI: 10.1145/2660540.2660983, Aracaju, Brazil, 2014
- 378.J.-H. Oetjens, N. Bannow, M. Becker, O. Bringmann, A. Burger, M. Chaari, S. Chakraborty, R. Drechsler, W. Ecker, K. Gruettner, T. Kruse, C. Kuznik, H. M. Le, A. Mauderer, W. Mueller, D. Mueller-Gritschneider, F. Poppen, H. Post, S. Reiter, W. Rosenstiel, S. Roth, U. Schlichtmann, A. von Schwerin, B.-A. Tabacaru, A. Viehl. Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State-of-the-Art and Research Challenges, In Design Automation Conference (DAC), pp. 1-6, DOI: 10.1145/2593069.2602976, San Francisco, USA, 2014
- 379.H. M. Le, R. Drechsler. Towards Verifying Determinism of SystemC Designs, In Design, Automation and Test in Europe (DATE), pp. 1-4, DOI: 10.7873/DATE.2014.166, Dresden, Germany, 2014
- 380.J. Stoppe, R. Wille, R. Drechsler. Automated Feature Localization for Dynamically Generated SystemC Designs, In Design, Automation and Test in Europe (DATE), pp. 277-280, DOI: 10.7873/DATE.2015.0677, Grenoble, France, 2015
- 381.S. Wiesner, C. Gorltdt, M. Soeken, K.-D. Thoben, R. Drechsler. Requirements Engineering for Cyber-Physical Systems, In Advances in Production Managment Systems (APMS), pp. 281–288, DOI: 10.1007/978-3-662-44739-0_35, Ajaccio, France, 2014
- 382.E. Schönborn, K. Datta, R. Wille, I. Sengupta, H. Rahaman, R. Drechsler. BDD-based Synthesis for All-optical Mach-Zehnder Interferometer Circuits, In International Conference on VLSI Design (VLSI Design), pp. 435-440, DOI: 10.1109/VLSID.2015.79, Bengaluru, India, 2015

- 383.A. Lye, R. Wille, R. Drechsler. Determining the Minimal Number of SWAP Gates for Multi-dimensional Nearest Neighbor Quantum Circuits, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 178-183, DOI: 10.1109/ASPDAC.2015.7059001, Chiba/Tokyo, 2015
- 384.R. Wille, O. Keszöcze, C. Hopfmüller, R. Drechsler. Reverse BDD-based Synthesis for Splitter-free Optical Circuits, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 172-177, DOI: 10.1109/ASPDAC.2015.7059000, Chiba/Tokyo, 2015
- 385.A. Deb, R. Wille, R. Drechsler, D. Das. An Efficient Reduction of Common Control Lines for Reversible Circuit Optimization, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 14-19, DOI: 10.1109/ISMVL.2015.26, Waterloo, Canada, 2015
- 386.A. Allahyari-Abhari, R. Wille, R. Drechsler. An Examination of the NCV-v1 Quantum Library Based on Minimal Circuits, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 42-47, DOI: 10.1109/ISMVL.2015.25, Waterloo, Canada, 2015
- 387.A. Allahyari-Abhari, M. Soeken, R. Drechsler. Requirement Phrasing Assistance using Automatic Quality Assessment, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 183-188, DOI: 10.1109/DDECS.2015.19, Belgrade, Serbia, 2015
- 388.N. Przigoda, R. Wille, R. Drechsler. Contradiction Analysis for Inconsistent Formal Models, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 171-176, DOI: 10.1109/DDECS.2015.52, Belgrade, Serbia, 2015
- 389.V. Herdt, H. M. Le, R. Drechsler. Verifying SystemC using Stateful Symbolic Simulation, In Design Automation Conference (DAC), pp. 1-6, DOI: 10.1145/2744769.2744927, San Francisco, USA, 2015
- 390.J. Peters, R. Wille, N. Przigoda, U. Kühne, R. Drechsler. A Generic Representation of CCSL Time Constraints for UML/MARTE Models, In Design Automation Conference (DAC), pp. 1-6, DOI: 10.1145/2744769.2744775, San Francisco, USA, 2015
- 391.M. Soeken, B. Sterin, R. Drechsler, R. K. Brayton. Reverse Engineering with Simulation Graphs, In Formal Methods in Computer Aided Design (FMCAD), pp. 152-159, DOI: 10.1109/FMCAD.2015.7542265, Austin, USA, 2015
- 392.A. S. Ahmed, U. Kühne, D. Große, R. Drechsler. Recurrence Relations Revisited: Scalable Verification of Bit Level Multiplier Circuits, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 1-6, DOI: 10.1109/ISVLSI.2015.45, Montpellier, France, 2015
- 393.R. Drechsler, M. Fränzle, R. Wille. Envisioning Self-Verification of Electronic Systems, In Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp. 1-6, DOI: 10.1109/ReCoSoC.2015.7238101, Bremen, Germany, 2015
- 394.N. Przigoda, J. Stoppe, J. Seiter, R. Wille, R. Drechsler. Verification-driven Design Across Abstraction Levels - A Case Study, In Euromicro Conference on Digital System Design (DSD), pp. 375-382, DOI: 10.1109/DSD.2015.88, Funchal, Portugal, 2015
- 395.N. Przigoda, R. Wille, R. Drechsler. Leveraging the Analysis for Invariant Independence in Formal System Models, In Euromicro Conference on Digital System Design (DSD), pp. 359-366, DOI: 10.1109/DSD.2015.85, Funchal, Portugal, 2015
- 396.V. Herdt, H. M. Le, D. Große, R. Drechsler. Lazy-CSeq-SP: Boosting Sequentialization-based Verification of Multi-Threaded C Programs via Symbolic Pruning of Redundant Schedules, In Automated Technology for Verification and Analysis (ATVA), pp. 228-233, DOI: 10.1007/978-3-319-24953-7_18, Shanghai, China, 2015
- 397.N. Przigoda, C. Hilken, R. Wille, J. Peleska, R. Drechsler. Checking Concurrent Behavior in UML/OCL Models, In International Conference on Model Driven Engineering Languages and Systems (MODELS), pp. 176-185, DOI: 10.1109/MODELS.2015.7338248, Ottawa, Canada, 2015
- 398.H. M. Le, R. Drechsler. Boosting SystemC-based Testbenches with Modern C++ and Coverage-Driven Generation, In Design and Verification Conference and Exhibition Europe (DVCon Europe), München, Germany, Canada, 2015

- 399.N. Abdessaied, M. Soeken, G. W. Dueck, R. Drechsler. Reversible Circuit Rewriting with Simulated Annealing, In IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 286-291, DOI: 10.1109/VLSI-SoC.2015.7314431, Daejeon, South Korea, 2015
- 400.M. Soeken, J. Seiter, R. Drechsler. Coverage of OCL Operation Specifications and Invariants, In International Conference on Tests & Proofs (TAP), pp. 191–207, DOI: 10.1007/978-3-319-21215-9_12, L'Aquila, Italy, 2015
- 401.A. Chandrasekharan, K. Schmitz, U. Kühne, R. Drechsler. Ensuring Safety and Reliability of IP-based System Design - A Container Approach, In IEEE International Symposium on Rapid System Prototyping (RSP), pp. 76-82, DOI: 10.1109/RSP.2015.7416550, Amsterdam, Netherlands, 2015
- 402.S. Shirinzadeh, M. Soeken, R. Drechsler. Multi-Objective BDD Optimization with Evolutionary Algorithms, In Genetic and Evolutionary Computation Conference (GECCO), pp. 751-758, DOI: 10.1145/2739480.2754718, Madrid, Spain, 2015
- 403.O. Keszöcze, R. Wille, K. Chakrabarty, R. Drechsler. A General and Exact Routing Methodology for Digital Microfluidic Biochips, In International Conference on Computer Aided Design (ICCAD), pp. 874-881, Austin, USA, 2015
- 404.Z. Al-Wardi, R. Wille, R. Drechsler. Towards Line-aware Realizations of Expressions for HDL-based Synthesis of Reversible Circuits, In Reversible Computation (RC), pp. 233–247, DOI: 10.1007/978-3-319-20860-2_15, Grenoble, France, 2015
- 405.N. Abdessaied, M. Soeken, R. Drechsler. Technology mapping for quantum circuits using Boolean functional decomposition, In Reversible Computation (RC), pp. 219–232, DOI: 10.1007/978-3-319-20860-2_14, Grenoble, France, 2015
- 406.R. Drechsler, R. Wille. Reversible Computation: An Alternative Computation Paradigm for Low Power Applications, In International Green and Sustainable Computing Conference (IGSC), pp. 1-5, doi: 10.1109/IGCC.2015.7393687, Las Vegas, USA, 2015
- 407.R. Wille, R. Drechsler. Formal Methods for Emerging Technologies, In International Conference on Computer Aided Design (ICCAD), pp. 65-70, DOI: 10.1109/ICCAD.2015.7372551, Austin, USA, 2015
- 408.R. Wille, O. Keszöcze, M. Walter, P. Rohrs, A. Chattopadhyay, R. Drechsler. Look-ahead Schemes for Nearest Neighbor Optimization of 1D and 2D Quantum Circuits, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 292-297, DOI: 10.1109/ASP-DAC.2016.7428026, Macao, 2016
- 409.M. Soeken, D. Große, A. Chandrasekharan, R. Drechsler. BDD Minimization for Approximate Computing, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 474-479, DOI: 10.1109/ASP-DAC.2016.7428057, Macao, 2016
- 410.L. Biswal, C. Bandyopadhyay, R. Wille, R. Drechsler, H. Rahaman. Improving the Realization of Multiple-Control Toffoli Gates Using the NCVW Quantum Gate Library, In International Conference on VLSI Design (VLSI Design), pp. 573-574, DOI: 10.1109/VLSID.2016.23, Kolkata, India, 2016
- 411.J. Stoppe, O. Keszöcze, R. Wille, R. Drechsler. Visualizing Microfluidic Biochips Interactively, In Workshop on Design Automation for Understanding Hardware Designs (DUHDE), Dresden, Germany, 2016
- 412.M. Ring, J. Stoppe, C. Lüth, R. Drechsler. Change Management for Hardware Designers, In Workshop on Design Automation for Understanding Hardware Designs (DUHDE), Dresden, Germany, 2016
- 413.R. Drechsler, J. Stoppe. Hardware/Software Co-Visualization on the Electronic System Level using SystemC, In International Conference on Embedded Systems (VLSI Design), pp. 44-49, DOI: 10.1109/VLSID.2016.45, Kolkata, India, 2016
- 414.N. Przigoda, G. Dueck, R. Wille, R. Drechsler. Fault Detection in Parity Preserving Reversible Circuits, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 44-49, DOI: 10.1109/ISMVL.2016.44, Sapporo, Japan, 2016
- 415.L. Biswal, C. Bandyopadhyay, A. Chattopadhyay, R. Wille, R. Drechsler, H. Rahaman. Nearest-Neighbor and Fault-Tolerant Quantum Circuit Implementation, In International Symposium on Multiple-Valued Logic (ISMVL), DOI: 10.1109/ISMVL.2016.48, Sapporo, Japan, 2016

- 416.Z. Al-Wardi, R. Wille, R. Drechsler. Re-writing HDL Descriptions for Line-aware Synthesis of Reversible Circuits, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 31-36, DOI: 10.1109/ISMVL.2016.36, Sapporo, Japan, 2016
- 417.N. Abdessaied, M. Amy, M. Soeken, R. Drechsler. Technology Mapping of Reversible Circuits to Clifford+T Quantum Circuits, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 150-155, DOI: 10.1109/ISMVL.2016.33, Sapporo, Japan, 2016
- 418.S. Huhn, S. Eggersglüß, R. Drechsler. VecTHOR: Low-cost compression architecture for IEEE 1149-compliant TAP controllers, in IEEE European Test Symposium (ETS), pp. 1-6, DOI: 10.1109/ETS.2016.7519303, Amsterdam, Netherlands, 2016
- 419.M. Soeken, S. Shirinzadeh, P. Gaillardon, L. Amarù, R. Drechsler, G. De Micheli. An MIG-based Compiler for Programmable Logic-in-Memory Architectures, In Design Automation Conference (DAC), pp. 1-6, DOI: 10.1145/2897937.2897985, Austin, 2016
- 420.A. Chandrasekharan, M. Soeken, D. Große, R. Drechsler. Precise Error Determination of Approximated Components in Sequential Circuits with Model Checking, In Design Automation Conference (DAC), page 6, DOI: 10.1145/2897937.2898069, Austin, USA, 2016
- 421.S. Shirinzadeh, M. Soeken, R. Drechsler. Multi-Objective BDD Optimization for RRAM based Circuit Design, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 1-6, DOI: 10.1109/DDECS.2016.7482461, Košice, Slovakia, 2016
- 422.S. Shirinzadeh, M. Soeken, D. Große, R. Drechsler. Approximate BDD Optimization with Prioritized ϵ -Preferred Evolutionary Algorithm, In Genetic and Evolutionary Computation Conference (GECCO), page 2, DOI: 10.1145/2908961.2908987, Denver, USA, 2016
- 423.V. Herdt, H. M. Le, D. Große, R. Drechsler. ParCoSS: Efficient Parallelized Compiled Symbolic Simulation, In International Conference on Computer Aided Verification (CAV), pp. 177-183, DOI: 10.1007/978-3-319-41540-6_10, Toronto, Canada, 2016
- 424.R. Wille, A. Chattopadhyay, R. Drechsler. From Reversible Logic to Quantum Circuits: Logic Design for an Emerging Technology, In International Conference on Embedded Computer Systems: Architectures, MOdeling, and Simulation (SAMOS), pp. 268-274, DOI: 10.1109/SAMOS.2016.7818357, Samos, Greece, 2016
- 425.R. Wille, O. Keszöcze, L. Othmer, M. Kirkedal Thomsen, R. Drechsler. Initial Ideas for Automatic Design and Verification of Control Logic in Reversible HDLs, In Reversible Computation (RC), pp. 160-166, DOI: 10.1007/978-3-319-40578-0_11, Bologna, Italy, 2016
- 426.D. Große, H. M. Le, R. Drechsler. Towards Generating Verification Scenarios with High Functional Coverage for SystemC Models, In Symposium on Integrated Circuits and System Design (SBCCI), Belo Horizonte, Brazil, 2016
- 427.V. Herdt, H. M. Le, D. Große, R. Drechsler. On the Application of Formal Fault Localization to Automated RTL-to-TLM Fault Correspondence Analysis for Fast and Accurate VP-based Error Effect Simulation - A Case Study, In Forum on specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL.2016.7880375, Bremen, Germany, 2016
- 428.A. S. Ahmed, D. Große, M. Soeken, R. Drechsler. Equivalence Checking Using Gröbner Bases, In Formal Methods in Computer Aided Design (FMCAD), pp. 169-176, DOI: 10.1109/FMCAD.2016.7886676, Mountain View, 2016
- 429.N. Przigoda, R. Wille, R. Drechsler. Ground Setting Properties for an Efficient Translation of OCL in SMT-based Model Finding, In ACM/IEEE International Conference on Model Driven Engineering Languages and Systems (MoDELS), pp. 261-271, DOI: 10.1145/2976767.2976780, Saint Malo, Brittany, France, 2016
- 430.N. Przigoda, F. Hilken, J. Peters, R. Wille, M. Gogolla, R. Drechsler. Integrating an SMT-Based ModelFinder into USE, In ACM/IEEE 19th International Conference on Model Driven Engineering Languages and Systems (MoDELS), pp. 40-45, Saint Malo, Brittany, France, 2016

431. D. Große, H. M. Le, M. Hassan, R. Drechsler. Guided Lightweight Software Test Qualification for IP Integration using Virtual Prototypes, In IEEE International Conference on Computer Design (ICCD), pp. 606-613, DOI: 10.1109/ICCD.2016.7753347, Phoenix, USA, 2016
432. M. Goli, J. Stoppe, R. Drechsler. AIBA: an Automated Intra-Cycle Behavioral Analysis for SystemC-based Design Exploration, In IEEE International Conference on Computer Design (ICCD), pp. 360-363, DOI: 10.1109/ICCD.2016.7753303, Phoenix, USA, 2016
433. N. Przigoda, J. Gomes Filho, P. Niemann, R. Wille, R. Drechsler. Frame Conditions in Symbolic Representations of UML/OCL Models, In ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE), pp. 65-70, DOI: 10.1109/MEMCOD.2016.7797747, Kanpur, India, 2016
434. J. Peters, N. Przigoda, R. Wille, R. Drechsler. Clocks vs. Instants Relations: Verifying CCSL Time Constraints in UML/MARTE Models, In ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE), pp. 78-84, DOI: 10.1109/MEMCOD.2016.7797750, Kanpur, India, 2016
435. S. Burman, K. Datta, R. Wille, I. Sengupta, R. Drechsler. An Improved Gate Library for Logic Synthesis of Optical Circuits, In International Symposium on Electronic System Design (ISED), pp. 1-6, DOI: 10.1109/ISED.2016.7977044, Patna, India, 2016
436. R. Wille, O. Keszöcze, L. Othmer, M. Kirkedal Thomsen, R. Drechsler. Generating and Checking Control Logic in the HDL-based Design of Reversible Circuits, In International Symposium on Electronic System Design (ISED), pp. 7-12, DOI: 10.1109/ISED.2016.7977045, Patna, India, 2016
437. M. Ring, J. U. Stoppe, C. Lüth, R. Drechsler. Change Impact Analysis for Hardware Designs, In Forum on Specification & Design Languages (FDL), pp. 1-7, DOI: 10.1109/FDL.2016.7880369, 2016
438. F. Gu, X. Zhang, M. Chen, D. Große, R. Drechsler. Quantitative Timing Analysis of UML Activity Diagrams Using Statistical Model Checking, In Design, Automation and Test in Europe (DATE), pp. 780-785, Dresden, Germany, 2016
439. S. Shirinzadeh, M. Soeken, P.-E. Gaillardon, R. Drechsler. Fast Logic Synthesis for RRAM-based In-Memory Computing using Majority-Inverter Graphs, In Design, Automation and Test in Europe (DATE), pp. 948-953, Dresden, Germany, 2016
440. A. Sayed Ahmed, D. Große, U. Kühne, M. Soeken, R. Drechsler. Formal Verification of Integer Multipliers by Combining Gröbner Basis with Logic Reduction, In Design, Automation and Test in Europe (DATE), pp. 1048-1053, Dresden, Germany, 2016, Best Paper Candidate
441. H. M. Le, V. Herdt, D. Große, R. Drechsler. Towards Formal Verification of Real-World SystemC TLM Peripheral Models - A Case Study, In Design, Automation and Test in Europe (DATE), pp. 1160-1163, Dresden, Germany, 2016
442. V. Herdt, H. M. Le, D. Große, R. Drechsler. Compiled Symbolic Simulation for SystemC, In International Conference on Computer Aided Design (ICCAD), pp. 1-8, DOI: 10.1145/2966986.2967016, Austin, USA, 2016
443. R. Wille, B. Li, U. Schlichtmann, R. Drechsler. From biochips to quantum circuits: computer-aided design for emerging technologies, In International Conference on Computer Aided Design (ICCAD), pp. 1-6, DOI: 10.1145/2966986.2980099, Austin, USA, 2016
444. A. Chandrasekharan, M. Soeken, D. Große, R. Drechsler. Approximation-aware Rewriting of AIGs for Error Tolerant Applications, In International Conference on Computer Aided Design (ICCAD), pp. 1-8, DOI: 10.1145/2966986.2967003, Austin, USA, 2016
445. R. Drechsler, S. Eggersgluß, N. Ellendt, S. Huhn, L. Mädler. Exploring Superior Structural Materials Using Multi-Objective Optimization and Formal Techniques, In IEEE International Symposium on Embedded Computing & System Design (ISED), pp. 13-17, DOI: 10.1109/ISED.2016.7977046, Patna, India, 2016
446. J. Gomes Filho, N. Przigoda, R. Wille, R. Drechsler. Towards a Model-Based Verification Methodology for Complex Swarm Systems, In International Symposium on Electronic System Design (ISED), pp. 18-23, DOI: 10.1109/ISED.2016.7977047, Patna, India, 2016

- 447.S. Eggersglüß, S. Holst, D. Tille, K. Miyase, X. Wen. Formal Test Point Insertion for Region-based Low-Capture-Power Compact At-Speed Scan Test, In IEEE Asian Test Symposium (ATS), Hiroshima, Japan, 2016
- 448.A. Chandrasekharan, D. Große, R. Drechsler. ProACT: A Processor for High Performance On-demand Approximate Computing, In ACM Great Lakes Symposium on VLSI (GLSVLSI), pp. 463–466, DOI: 10.1145/3060403.3060415, Banff, Alberta, Canada, 2017
- 449.S. Shirinzadeh, M. Soeken, D. Große, R. Drechsler. An Adaptive Prioritized ϵ -Preferred Evolutionary Algorithm for Approximate BDD Optimization, In Genetic and Evolutionary Computation Conference (GECCO), pp. 1232–1239, DOI: 10.1145/3071178.3071281, Berlin, Germany, 2017
- 450.Z. Al-Wardi, R. Wille, R. Drechsler. Towards VHDL-based Design of Reversible Circuits, In Reversible Computation (RC), pp. 102-108, DOI: 10.1007/978-3-319-59936-6_8, Kolkata, India, 2017
- 451.P. Niemann, A. Zulehner, R. Wille, R. Drechsler. Efficient Construction of QMDDs for Irreversible, Reversible and Quantum Functions, In Reversible Computation (RC), Kolkata, India, 2017
- 452.J. Stoppe, O. Keszöcze, M. Luenert, R. Wille, R. Drechsler. BioViz: An Interactive Visualization Engine for Digital Microfluidic Biochips, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 170-175, DOI: 10.1109/ISVLSI.2017.38, Bochum, Germany, 2017
- 453.M. Seraj, C. Große, R. Drechsler. Self-practicing of logic circuits through mobile devices: Lecturers' and students' perceptions, In Annual International Conference on Education and New Learning Technologies (EduLearn17), pp. 187-196, DOI: 10.21125/edulearn.2017.1045, Barcelona, Spain, 2017
- 454.R. Massoud, J. Stoppe, D. Große, R. Drechsler. Semi-Formal Cycle-Accurate Temporal Execution Traces Reconstruction, In International Conference on Formal Modelling and Analysis of Timed Systems (FORMATS), pp. 335-351, DOI: 10.1007/978-3-319-65765-3_19, Berlin, Germany, 2017
- 455.V. Herdt, H. M. Le, D. Große, R. Drechsler. Towards Early Validation of Firmware-Based Power Management using Virtual Prototypes: A Constrained Random Approach, In Forum on specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL.2017.8303898, Verona, Italy, 2017
- 456.S. Huhn, S. Eggersglüß, R. Drechsler. Reconfigurable TAP Controllers with Embedded Compression for Large Test Data Volume, In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-6, DOI: 10.1109/DFT.2017.8244462, Cambridge, UK, 2017
- 457.F. Sill Torres, P. F. R. Leite Junior, R. Drechsler. Unintrusive Aging Analysis based on Offline Learning, In IEEE Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, pp. 1-4, DOI: 10.1109/DFT.2017.824445, Cambridge, UK, 2017
- 458.H. Dhotre, S. Eggersglüß, M. Dehbashi, U. Pfannkuchen, R. Drechsler. Machine Learning Based Test Pattern Analysis for Localizing Critical Power Activity Areas, In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-6, DOI: 10.1109/DFT.2017.8244464, Cambridge, UK, 2017
- 459.A. Chandrasekharan, D. Große, R. Drechsler. Yise - A novel Framework for Boolean Networks using Y-Inverter Graphs, In 15th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE), pp. 114–117, DOI: 10.1145/3127041.3127065, Vienna, Austria, 2017
- 460.N. Przigoda, P. Niemann, J. Peters, F. Hilken, R. Wille, R. Drechsler. More than true or false: Native Support of Irregular Values in the Automatic Validation & Verification of UML/OCL Models, In 15th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE), pp.77–86, DOI: 10.1145/3127041.3127053, Vienna, Austria, 2017
- 461.H. Dhotre, S. Eggersglüß, R. Drechsler. Identification of Efficient Clustering Techniques for Test Power Activity on the Layout, In the 26th IEEE Asian Test Symposium (ATS), pp. 108-113, DOI: 10.1109/ATS.2017.31, Taipei City, Taiwan, 2017
- 462.M. Goli, J. Stoppe, R. Drechsler. Automatic Protocol Compliance Checking of SystemC TLM-2.0 Simulation Behavior Using Timed Automata, In 35th IEEE International Conference on Computer Design (ICCD), pp. 377-384, DOI: 10.1109/ICCD.2017.65, Boston Area, Massachusetts, USA, 2017

463. C. Lüth, M. Ring, R. Drechsler. Towards a Methodology for Self-Verification, In INTERNATIONAL CONFERENCE on Reliability, Infocom Technologies and Optimization (ICRITO 2017), pp. 11-15, DOI: 10.1109/ICRITO.2017.8342390, Noida, India, 2017
464. S. Huhn, H. Sonnenberg, S. Eggersglüß, B. Clausen, R. Drechsler. Revealing Properties of Structural Materials by Combining Regression-based Algorithms and Nano Indentation Measurements, In 10th IEEE Symposium Series on Computational Intelligence (SSCI), pp. 1-6, DOI: 10.1109/SSCI.2017.8285180, Hawaii, USA, 2017
465. F. Bornebusch, R. Wille, R. Drechsler. Towards Lightweight Satisfiability Solvers for Self-Verification, In 7th International Symposium on Embedded Computing and System Design (ISED), pp. 1-5, DOI: 10.1109/ISED.2017.8303924, Durgapur, India, 2017
466. R. Drechsler, D. Große. Verifying Next Generation Electronic Systems, In International Conference on Infocom Technologies and Unmanned Systems (ICTUS), pp. 6-10, DOI: 10.1109/ICTUS.2017.8285965, Dubai, United Arab Emirates, 2017
467. M. Goli, J. Stoppe, R. Drechsler. Automatic Equivalence Checking for SystemC-TLM 2.0 Models Against their Formal Specifications, In Design, Automation and Test in Europe (DATE), pp. 630-633, DOI: 10.23919/DATE.2017.7927064, Lausanne, Switzerland, 2017
468. K. L. Schneider, O. Keszöcze, J. Stoppe, R. Drechsler. Effects of Cell Shapes on the Routability of Digital Microfluidic Biochips, In Design, Automation and Test in Europe (DATE), pp. 1627-1630, DOI: 10.23919/DATE.2017.7927252, Lausanne, Switzerland, 2017
469. S. Huhn, S. Eggersglüß, K. Chakrabarty, R. Drechsler. Optimization of Retargeting for IEEE 1149.1 TAP Controllers with Embedded Compression, In Design, Automation and Test in Europe (DATE), pp. 578-583, DOI: 10.23919/DATE.2017.7927053, Lausanne, Switzerland, 2017
470. M. Hassan, V. Herdt, H. M. Le, M. Chen, D. Große, R. Drechsler. Data Flow Testing for Virtual Prototypes, In Design, Automation and Test in Europe (DATE), pp. 380-385, DOI: 10.23919/DATE.2017.7927020, Lausanne, Switzerland, 2017
471. S. Shirinzadeh, M. Soeken, P.-E. Gaillardon, G. De Micheli, R. Drechsler. Endurance Management for Resistive Logic-In-Memory Computing Architectures, In Design, Automation and Test in Europe (DATE), pp. 1092-1097, DOI: 10.23919/DATE.2017.7927152, Lausanne, Switzerland, 2017
472. M. Hassan, V. Herdt, H. M. Le, D. Große, R. Drechsler. Early SoC Security Validation by VP-based Static Information Flow Analysis, In International Conference on Computer Aided Design (ICCAD), pp. 400-407, DOI: 10.1109/ICCAD.2017.8203805, Irvine, USA, 2017
473. A. Deb, R. Wille, R. Drechsler. Dedicated Synthesis for MZI-based Optical Circuits based on AND-Inverter Graphs, In International Conference on Computer Aided Design (ICCAD), pp. 233-238, doi: 10.1109/ICCAD.2017.8203783, Irvine, USA, 2017
474. S. Huhn, S. Frehse, R. Wille, R. Drechsler. Enhancing Robustness of Sequential Circuits Using Application-specific Knowledge and Formal Methods, In 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 182-187, DOI: 10.1109/ASPDAC.2017.7858317, Chiba/Tokyo, Japan, 2017
475. K. Schmitz, A. Chandrasekharan, J. G. Filho, D. Große, R. Drechsler. Trust is good, Control is better: Hardware-based Instruction-Replacement for Reliable Processor-IPs, In 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 57-62, DOI: 10.1109/ASPDAC.2017.7858296, Chiba/Tokyo, Japan, 2017
476. O. Keszöcze, Z. Li, A. Grimmer, R. Wille, K. Chakrabarty, R. Drechsler. Exact Routing for Micro-Electrode-Dot-Array Digital Microfluidic Biochips, In 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 708-713, DOI: 10.1109/ASPDAC.2017.7858407, Chiba/Tokyo, Japan, 2017
477. A. Chandrasekharan, S. Eggersglüß, D. Große, R. Drechsler. Approximation-aware Testing for Approximate Circuits, In 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 239-244, DOI: 10.1109/ASPDAC.2018.8297312, Jeju, Korea, 2018

478. O. Keszöcze, M. Ibrahim, R. Wille, K. Chakrabarty, R. Drechsler. Exact Synthesis of Biomolecular Protocols for Multiple Sample Pathways on Digital Microfluidic Biochips, In International Conference on VLSI Design (VLSID), page 24, DOI: 10.1109/VLSID.2018.48, Pune, Indien, 2018
479. P. Niemann, N. Przigoda, R. Wille, R. Drechsler. Analyzing Frame Conditions in UML/OCL Models: Consistency, Equivalence, and Independence, In 6th International Conference on Model-Driven Engineering and Software Development (MODELSWARD), pp. 139-151, DOI:10.5220/0006602301390151, Funchal, Portugal, 2018
480. J. Stoppe, C. Plump, S. Huhn, R. Drechsler. Building Fast Multi-Agent Systems using Hardware Design Languages for High-Throughput Systems, In 6th International Conference on Dynamics in Logistics (LDIC), pp. 400-405, DOI:10.1007/978-3-319-74225-0_54, Bremen, Germany, 2018
481. M. Walter, R. Wille, D. Große, F. Sill Torres, R. Drechsler. An Exact Method for Design Exploration of Quantum-dot Cellular Automata, In Design, Automation and Test in Europe (DATE), pp. 503-508, DOI: 10.23919/DATE.2018.8342060, Dresden, Germany, 2018
482. S. Fröhlich, D. Große, R. Drechsler. Approximate Hardware Generation using Symbolic Computer Algebra employing Gröbner Basis, In Design, Automation and Test in Europe (DATE), pp. 889-892, DOI: 10.23919/DATE.2018.8342133, Dresden, Germany, 2018
483. M. Hassan, D. Große, H. M. Le, T. Vörtler, K. Einwich, R. Drechsler. Testbench Qualification for SystemC-AMS Timed Data Flow Models, In Design, Automation and Test in Europe (DATE), pp. 857-860, DOI: 10.23919/DATE.2018.8342125, Dresden, Germany, 2018
484. V. Herdt, H. M. Le, D. Große, R. Drechsler. Towards Fully Automated TLM-to-RTL Property Refinement, In Design, Automation and Test in Europe (DATE), pp. 1508-1511, DOI: 10.23919/DATE.2018.8342253, Dresden, Germany, 2018
485. H. M. Le, V. Herdt, D. Große, R. Drechsler. Resiliency Evaluation via Symbolic Fault Injection on Intermediate Code, In Design, Automation and Test in Europe (DATE), pp. 845-850, DOI: 10.23919/DATE.2018.8342123, Dresden, Germany, 2018
486. P. Niemann, R. Wille, R. Drechsler. Improved Synthesis of Clifford+T Quantum Functionality, In Design, Automation and Test in Europe (DATE), pp. 597-600, DOI: 10.23919/DATE.2018.8342078, Dresden, Germany, 2018
487. S. Shirinzadeh, K. Datta, R. Drechsler. Logic Design using Memristors: An Emerging Technology, IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp. 121-126, DOI: 10.1109/ISMVL.2018.00029, Linz, Austria, 2018
488. Z. Al-Wardi, R. Wille, R. Drechsler. Synthesis of Reversible Circuits Using Conventional Hardware Description Languages, In IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp. 97-102, DOI: 10.1109/ISMVL.2018.00025, Linz, Austria, 2018
489. B. Ustaoglu, S. Huhn, D. Große, R. Drechsler. SAT-Lancer: A Hardware SAT-Solver for Self-Verification, In 28th ACM Great Lakes Symposium on VLSI (GLVLSI), DOI:10.1145/3194554.3194643, Chicago, Illinois, USA, 2018
490. H. Dhotre, S. Eggersglüß, R. Drechsler, M. Dehbashi, U. Pfannkuchen. Constraint-based Pattern Retargeting for Reducing Localized Power Activity during Testing, In 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 79-84, DOI: 10.1109/DDECS.2018.00021, Budapest, Hungary, 2018
491. D. Lemma, D. Große, R. Drechsler. Natural Language based Power Domain Partitioning, In 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 101-106, DOI: 10.1109/DDECS.2018.00025, Budapest, Hungary, 2018
492. R. Schmidt, R. Massoud, J. Raik, A. Garcia-Ortiz, R. Drechsler. Reliability Improvements for Multiprocessor Systems by Health-Aware Task Scheduling, In 24th IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 247-250, DOI: 10.1109/IOLTS.2018.8474101, Costa Brava, Spain, 2018

- 493.A. Bhattacharjee, C. Bandyopadhyay, R. Wille, R. Drechsler, H. Rahaman. A Novel Approach for Nearest Neighbor Realization of 2D Quantum Circuits, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 305-310, DOI: 10.1109/ISVLSI.2018.00063, Hong Kong SAR, China, 2018
- 494.A. Mahzoon, D. Große, R. Drechsler. Combining Symbolic Computer Algebra and Boolean Satisfiability for Automatic Debugging and Fixing of Complex Multipliers, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 351-356, DOI: 10.1109/ISVLSI.2018.00071, Hong Kong SAR, China, 2018
- 495.K. Schmitz, O. Keszöcze, J. Schmidt, D. Große, R. Drechsler. Towards Dynamic Execution Environment for System Security Protection against Hardware Flaws, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 557-562, DOI: 10.1109/ISVLSI.2018.00107, Hong Kong SAR, China, 2018
- 496.S. Shirinzadeh, R. Drechsler. Logic Synthesis for In-Memory Computing using Resistive Memories, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 375-380, DOI: 10.1109/ISVLSI.2018.00075, Hong Kong SAR, China, 2018
- 497.F. Sill Torres, M. Walter, R. Wille, D. Große, R. Drechsler. Synchronization of Clocked Field-Coupled Circuits, In International Conference on Nanotechnology, 2018
- 498.M. Sarvaghad-Moghaddam, P. Niemann, R. Drechsler. Multi-Objective Synthesis of Quantum Circuits Using Genetic Programming, In Reversible Computation (RC), pp. 220-227, DOI: 10.1007/978-3-319-99498-7_15, Leicester, UK, 2018
- 499.S. Froehlich, D. Große, R. Drechsler. Towards Reversed Approximate Hardware Design, In Euromicro Conference on Digital System Design (DSD), pp. 665-671, DOI: 10.1109/DSD.2018.00112, Prague, Czech Republic, 2018
- 500.F. Sill Torres, R. Wille, M. Walter, P. Niemann, D. Große, R. Drechsler. Evaluating the Impact of Interconnections in Quantum-Dot Cellular Automata, In Euromicro Conference on Digital System Design (DSD), pp. 649-656, DOI: 10.1109/DSD.2018.00110, Prague, Czech Republic, 2018
- 501.F. Sill Torres, P. A. Silva, G. Fontes, J. Augusto M. Nacif, R. Santos Ferreira, O. Paranaíba Vilela Neto, J. F. Chaves, R. Drechsler. Exploration of the Synchronization Constraint in Quantum-dot Cellular Automata, In Euromicro Conference on Digital System Design (DSD), pp. 642-648, DOI: 10.1109/DSD.2018.00109, Prague, Czech Republic, 2018
- 502.A. Mahzoon, D. Große, R. Drechsler. PolyCleaner: Clean your Polynomials before Backward Rewriting to Verify Million-gate Multipliers, In International Conference on Computer Aided Design (ICCAD), pp. 1-8, DOI: 10.1145/3240765.3240837, San Diego, USA, 2018
- 503.S. M. Saeed, X. Cui, A. Zulehner, R. Wille, R. Drechsler, K. Wu, R. Karri. IC/IP Piracy Assessment of Reversible Logic, In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1-8, DOI: 10.1145/3240765.3240817, San Diego, USA, 2018
- 504.V. Herdt, D. Große, H. M. Le, R. Drechsler. Extensible and Configurable RISC-V based Virtual Prototype, In Forum on specification & Design Languages (FDL), pp. 5-16, DOI: 10.1109/FDL.2018.8524047, Munich, Germany, 2018
- 505.R. Wille, B. Li, R. Drechsler, U. Schlichtmann. Automatic Design of Microfluidic Devices: An Overview of Platforms and Corresponding Design Tasks, In Forum on specification & Design Languages (FDL), pp. 71-87, DOI: 10.1007/978-3-030-31585-6_4, München, Germany, 2018
- 506.M. Goli, J. Stoppe, R. Drechsler. Resilience Evaluation for Approximating SystemC Designs Using Machine Learning Techniques, In IEEE International Symposium on Rapid System Prototyping (RSP), pp. 97-103, DOI: 10.1109/RSP.2018.8631997, Torino, Italy, 2018
- 507.S. Autexier, R. Drechsler. Towards Self-explaining Intelligent Environments, In International Conference on Reliability, Infocom Technologies and Optimization (ICRITO), pp. 1-6, DOI: 10.1109/ICRITO.2018.8748460, Noida, India, 2018
- 508.D. Lemma, M. Goli, D. Große, R. Drechsler. Power Intent from Initial ESL Prototypes: Extracting Power Management Parameters, In IEEE Nordic Circuits and Systems Conference (NORCAS), pp. 1-6, DOI: 10.1109/NORCHIP.2018.8573511, Tallinn, Estonia, 2018

- 509.A. Bhattacharjee, C. Bandyopadhyay, R. Wille, R. Drechsler, H. Rahaman. Improved Look-ahead Approaches for Nearest Neighbor Synthesis of 1D Quantum Circuits, In Proceedings of International Conference on VLSI Design, pp. 203-208, DOI: 10.1109/VLSID.2019.00054, New Delhi, India, 2019
- 510.M. Walter, R. Wille, F. Sill Torres, D. Große, R. Drechsler. Scalable Design for Field-coupled Nanocomputing Circuits, In 24th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 197-202, DOI: 10.1145/3287624.3287705, Tokyo, Japan, 2019
- 511.V. Herdt, H. M. Le, D. Große, R. Drechsler. Maximizing Power State Cross Coverage in Firmware-based Power Management, 24th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 1-6, DOI: 10.1145/3287624.3287631, Tokyo, Japan, 2019
- 512.A. Zulehner, P. Niemann, R. Drechsler, R. Wille. One Additional Qubit is Enough: Encoded Embeddings for Boolean Components in Quantum Circuits, In 49th IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp. 1-6, DOI: 10.48550/arXiv.1906.02352, Fredericton, NB, Canada, 2019
- 513.P. Niemann, A. Gupta, R. Drechsler. T-Depth Optimization for Fault-Tolerant Quantum Circuits, In IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp. 108-113, DOI: 10.1109/ISMVL.2019.00027, Fredericton, NB, Canada, 2019
- 514.M. Seraj, C. Große, S. Autexier, R. Drechsler. Look What I Can Do: Acquisition of Programming Skills in the Context of Living Labs, In 41st ACM/IEEE International Conference on Software Engineering (ICSE), pp. 197-207, DOI: 10.1109/ICSE-SEET.2019.00029, Montréal, QC, Canada, 2019
- 515.F. Sill Torres, H. Amrouch, J. Henkel and R. Drechsler. Impact of NBTI on Increasing the Susceptibility of FinFET to Radiation, In IEEE International Reliability Physics Symposium (IRPS), Monterey, California, USA, March 31 - April 4, 2019
- 516.H. Dhotre, S. Eggersglüß, R. Drechsler. Cluster-based Localization of IR-drop in Test Application considering Parasitic Elements, In IEEE Latin American Test Symposium (LATS), pp. 1-4, DOI: 10.1109/LATW.2019.8704618, Santiago, Chile, 2019
- 517.K. Schmitz, B. Ustaoglu, D. Große, R. Drechsler. (ReCo) Fuse Your PRC or Lose Security: Finally Reliable Reconfiguration-based Countermeasures on FPGAs, In International Symposium on Applied Reconfigurable Computing (ARC), DOI: 10.1007/s42452-020-3003-x, Darmstadt, Germany, 2019
- 518.M. Seraj, C. Große, S. Autexier, R. Drechsler. Smart Homes Programming: Development and Evaluation of an Educational Programming Application for Young Learners, 2019 ACM Interaction Design and Children (IDC), pp. 146-152, DOI: 10.1145/3311927.3323157, Boise, Idaho, USA, 2019
- 519.F. Sill Torres, A. Garcia Ortiz, R. Drechsler. HotAging - Impact of Power Dissipation on Hardware Degradation, In IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1-5, DOI: 10.1109/ISCAS.2019.8702073, Sapporo, Japan, 2019
- 520.S. Huhn, D. Tille, R. Drechsler. Hybrid Architecture for Embedded Test Compression to Process Rejected Test Patterns, In IEEE European Test Symposium (ETS), pp. 1-2, DOI: 10.1109/ETS.2019.8791508, Baden Baden, Germany, 2019
- 521.H. Dhotre, S. Eggersglüß, K. Chakrabarty, R. Drechsler. Machine Learning-based Prediction of Test Power, In IEEE European Test Symposium (ETS), pp. 1-6, DOI: 10.1109/ETS.2019.8791548, Baden Baden, Germany, 2019
- 522.M. Goli, M. Hassan, D. Große, R. Drechsler. Automated Analysis of Virtual Prototypes at Electronic System Level, In ACM Great Lakes Symposium on VLSI (GLSVLSI), pp. 307-310, DOI: 10.1145/3299874.3318024, Washington, D.C., USA, 2019
- 523.A. Mahzoon, D. Große, R. Drechsler. Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers, In Design Automation Conference (DAC), pp. 1-6, Las Vegas, USA, 2019
- 524.R. Massoud, H. M. Le, P. Chini, P. Saivasan, R. Meyer, R. Drechsler. Temporal Tracing of On-Chip Signals using Timeprints, In Design Automation Conference (DAC), pp. 1-6, Las Vegas, USA, 2019
- 525.V. Herdt, D. Große, H. M. Le, R. Drechsler. Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study, In Design Automation Conference (DAC), pp. 1-6, Las Vegas, USA, 2019

- 526.R. Wille, M. Walter, F. Sill Torres, D. Große, R. Drechsler. Ignore Clocking Constraints: An Alternative Physical Design Methodology for Field-coupled Nanotechnologies, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 651-656, DOI: 10.1109/ISVLSI.2019.00121, Miami, Florida, USA, 2019
- 527.S. Fröhlich, S. Shirinzadeh, R. Drechsler. Logic Synthesis for Hybrid CMOS-ReRAM Sequential Circuits, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 431-436, DOI: 10.1109/ISVLSI.2019.00084, Miami, Florida, USA, 2019
- 528.S. Huhn, D. Tille, R. Drechsler. A Hybrid Embedded Multichannel Test Compression Architecture for Low-Pin Count Test Environments in Safety-Critical Systems, In International Test Conference in Asia (ITC-Asia), pp. 115-120, DOI: 10.1109/ITC-Asia.2019.00033, Tokyo, Japan, 2019
- 529.M. Goli, R. Drechsler. Scalable Simulation-based Verification of SystemC-based Virtual Prototypes, In EUROMICRO Digital System Design Conference (DSD), pp. 522-529, DOI: 10.1109/DSD.2019.00081, Kallithea - Chalkidiki, Greece, 2019
- 530.B. Ustaoglu, S. Huhn, F. Sill Torres, D. Große, R. Drechsler. SAT-Hard: A Learning-based Hardware SAT-Solver, In EUROMICRO Digital System Design Conference (DSD), pp. 74-81, DOI: 10.1109/DSD.2019.00021, Kallithea - Chalkidiki, Greece, 2019
- 531.T. Meywerk, M. Walter, V. Herdt, D. Große, R. Drechsler. Towards Formal Verification of Plans for Cognition-enabled Autonomous Robotic Agents, In EUROMICRO Digital System Design Conference (DSD), pp. 129-136, DOI: 10.1109/DSD.2019.00029, Kallithea - Chalkidiki, Greece, 2019
- 532.R. Drechsler, C. Lüth. Code is Ethics — Formal Techniques for a Better World, In EUROMICRO Digital System Design Conference (DSD), pp. 1-3, DOI: 10.1109/DSD.2019.00011, Kallithea - Chalkidiki, Greece, 2019
- 533.R. Massoud, H. M. Le, R. Drechsler. Property-driven Timestamps Encoding for Timeprints-based Tracing and Monitoring, In International Conference on Formal Modeling and Analysis of Timed Systems, (FORMATS), pp. 41–58, DOI: 10.1007/978-3-030-29662-9_3, Amsterdam, Netherlands, 2019
- 534.V. Herdt, D. Große, R. Drechsler, C. Gerum, A. Jung, J.-J. Benz, O. Bringmann, M. Schwarz, D. Stoffel, W. Kunz. Systematic RISC-V based Firmware Design, In Forum on specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL.2019.8876945, Southampton, United Kingdom, 2019
- 535.M. Hassan, D. Große, T. Vörtler, K. Einwich, R. Drechsler. Functional Coverage-Driven Characterization of RF Amplifiers, In Forum on specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL.2019.8876957, Southampton, United Kingdom, 2019
- 536.R. Drechsler, D. Große. Ensuring Correctness of Next Generation Devices: From Reconfigurable to Self-Learning Systems, In Asian Test Symposium (ATS), pp. 159-1595, DOI: 10.1109/ATS47505.2019.00029, Kolkata, India, 2019
- 537.M. Seraj, E.-S. Katterfeldt, K. Bub, S. Autexier, R. Drechsler. Scratch and Google Blockly: How Girls' Programming Skills and Attitudes are Influenced, In Koli Calling International Conference on Computing Education Research, pp. 1-10, DOI: 10.1145/3364510.3364515, Koli, Finland, 2019
- 538.S. Frerix, S. Shirinzadeh, S. Fröhlich, R. Drechsler. ComPRIME: A Compiler for Parallel and Scalable ReRAM-based In-Memory Computing, In International Symposium on Nanoscale Architectures (NanoArch), pp. 1-6, DOI: 10.1109/NANOARCH47378.2019.181285, Qingdao, China, 2019
- 539.A. Zulehner, P. Niemann, R. Drechsler, R. Wille. Accuracy and Compactness in Decision Diagrams for Quantum Computation, In Design, Automation and Test in Europe (DATE), pp. 280-283, DOI: 10.23919/DATE.2019.8715040, Florence, Italy, 2019
- 540.M. Ring, F. Bornebusch, C. Lüth, R. Wille, R. Drechsler. Better Late Than Never: Verification of Embedded Systems After Deployment, In Design, Automation and Test in Europe (DATE), pp. 890-895, DOI: 10.23919/DATE.2019.8714967, Florence, Italy, 2019
- 541.H. M. Le, D. Große, N. Bruns, R. Drechsler. Detection of Hardware Trojans in SystemC HLS Designs via Coverage-guided Fuzzing, In Design, Automation and Test in Europe (DATE), pp. 602-605, DOI: 10.23919/DATE.2019.8714927, Florence, Italy, 2019

542. M. Hassan, D. Große, H. M. Le, R. Drechsler. Data Flow Testing for SystemC-AMS Timed Data Flow Models, In Design, Automation and Test in Europe (DATE), pp. 366-371, DOI: 10.23919/DATE.2019.8714903, Florence, Italy, 2019
543. V. Herdt, D. Große, H. M. Le, R. Drechsler. Verifying Instruction Set Simulators using Coverage-guided Fuzzing, In Design, Automation and Test in Europe (DATE), pp. 360-365, DOI: 10.23919/DATE.2019.8714912, Florence, Italy, 2019
544. S. Fröhlich, D. Große, R. Drechsler. One Method - All Error-Metrics: A Three-Stage Approach for Error-Metric Evaluation in Approximate Computing, In Design, Automation and Test in Europe (DATE), pp. 284-287, DOI: 10.23919/DATE.2019.8715138, Florence, Italy, 2019
545. F. Bornebusch, C. Lüth, R. Wille, R. Drechsler. Towards Automatic Hardware Synthesis from Formal Specification to Implementation, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 375-380, DOI: 10.1109/ASP-DAC47756.2020.9045406, Beijing, China, 2020
546. M. Seraj, E.-S. Katterfeldt, S. Autexier, R. Drechsler. Impacts of Creating Smart Everyday Objects on Young Female Students' Programming Skills and Attitudes, In ACM Technical Symposium on Computer Science Education (SIGCSE), pp. 1234-1240, DOI: 10.1145/3328778.3366841, Portland, USA, 2020
547. V. Herdt, D. Große, R. Drechsler. Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes, In Design, Automation and Test in Europe (DATE), pp. 618-621, doi: 10.23919/DATE48585.2020.9116522, Grenoble, France, 2020
548. V. Herdt, D. Große, R. Drechsler. Towards Specification and Testing of RISC-V ISA Compliance, In Design, Automation and Test in Europe (DATE), pp. 995-998, DOI: 10.23919/DATE48585.2020.9116193, Grenoble, France, 2020
549. A. Mahzoon, D. Große, C. Scholl, R. Drechsler. Towards Formal Verification of Optimized and Industrial Multipliers, In Design, Automation and Test in Europe (DATE), pp. 544-549, DOI: 10.23919/DATE48585.2020.9116485, Grenoble, France, 2020
550. F. Bornebusch, C. Lüth, R. Wille, R. Drechsler. Integer Overflow Detection in Hardware Designs at the Specification Level, In International Conference on Model-Driven Engineering and Software Development (MODELSWARD), pp. 41-48, DOI: 10.5220/0008960200410048, Valetta, Malta, 2020
551. S. Fröhlich, S. Shirinzadeh, R. Drechsler. Multiply-Accumulate Enhanced BDD-Based Logic Synthesis on RRAM Crossbars, In IEEE International Symposium on Circuits & Systems (ISCAS), pp. 1-5, DOI: 10.1109/ISCAS45731.2020.9180874, Sevilla, Spain, 2020
552. A. Bhattacharjee, C. Bandyopadhyay, A. Mukherjee, R. Wille, R. Drechsler, H. Rahaman. Efficient Implementation of Nearest Neighbor Quantum Circuits Using Clustering with Genetic Algorithm, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 40-45, DOI: 10.1109/ISMVL49045.2020.00-32, Miyazaki, Japan, 2020
553. S. Fröhlich, L. Klemmer, D. Große, R. Drechsler. ASNet: Introducing Approximate Hardware to High-Level Synthesis of Neural Networks, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 64-69, DOI: 10.1109/ISMVL49045.2020.00-28, Miyazaki, Japan, 2020
554. V. Herdt, D. Große, J. Wloka, T. Güneysu, R. Drechsler. Verification of Embedded Binaries using Coverage-guided Fuzzing with SystemC-based Virtual Prototypes, In ACM Great Lakes Symposium on VLSI (GLSVLSI), pp. 101-106, DOI: 10.1145/3386263.3406899, Beijing, China, 2020
555. N. Bruns, D. Große, R. Drechsler. Early Verification of ISA Extension Specifications Using Deep Reinforcement Learning, In ACM Great Lakes Symposium on VLSI (GLSVLSI), pp. 297-302, DOI: 10.1145/3386263.3406901, Beijing, China, 2020
556. M. Walter, R. Wille, F. Sill Torres, D. Große, R. Drechsler. Verification for Field-coupled Nanocomputing Circuits, In Design Automation Conference (DAC), pp. 1-6, DOI: 10.1109/DAC18072.2020.9218641, San Francisco, USA, 2020
557. V. Herdt, D. Große, R. Drechsler. Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side, In Design Automation Conference (DAC), pp. 1-6, DOI: 10.1109/DAC18072.2020.9218629, San Francisco, USA, 2020

- 558.P. Pieper, V. Herdt, D. Große, R. Drechsler. Dynamic Information Flow Tracking for Embedded Binaries using SystemC-based Virtual Prototypes, In Design Automation Conference (DAC), page 6, San Francisco, USA, 2020
- 559.D. Lemma, M. Goli, D. Große, R. Drechsler. Towards Generation of a Programmable Power Management Unit at the Electronic System Level, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 1-6, DOI: 10.1109/DDECS50862.2020.9095712, Novi Sad, Serbia, 2020
- 560.R. Krauss, M. Merten, M. Bockholt, S. Fröhlich, R. Drechsler. Efficient Machine Learning through Evolving Combined Deep Neural Networks, In Genetic and Evolutionary Computation Conference (GECCO), pp. 215-216, DOI: 10.1145/3377929.3390055, Electronic-only, 2020
- 561.M. Walter, R. Wille, F. Sill Torres, R. Drechsler. Bail on Balancing: An Alternative Approach to the Physical Design of Field-coupled Nanocomputing Circuits, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 66-71, DOI: 10.1109/ISVLSI49217.2020.00022, Limassol, Cyprus, 2020
- 562.C. Bandyopadhyay, R. Wille, R. Drechsler, H. Rahaman. Post Synthesis-Optimization of Reversible Circuit using Template Matching, In International Symposium on VLSI Design and Test (VDATE), pp. 1-4, DOI: 10.1109/VDATE50263.2020.9190279, Bhubaneswar, India, 2020
- 563.U. Garlando, M. Walter, R. Wille, F. Riente, F. Sill Torres, R. Drechsler. ToPoliNano and fiction: Design Tools for Field-coupled Nanocomputing, In Euromicro Conference on Digital System Design (DSD), pp. 408-415, DOI: 10.1109/DSD51259.2020.00071, Portorož, Slowenien, 2020
- 564.R. Drechsler, S. Huhn, C. Plump. Combining Machine Learning and Formal Techniques for Small Data Applications - A Framework to Explore New Structural Materials, In Euromicro Conference on Digital System Design (DSD), pp. 518-525, DOI: 10.1109/DSD51259.2020.00087, Portorož, Slowenien, 2020
- 565.P. Niemann, A. A. A. de Almeida, G. Dueck, R. Drechsler. Design Space Exploration in the Mapping of Reversible Circuits to IBM Quantum Computers, In Euromicro Conference on Digital System Design (DSD), pp. 401-407, DOI: 10.1109/DSD51259.2020.00070, Portorož, Slowenien, 2020
- 566.V. Herdt, D. Große, R. Drechsler. RVX - A Tool for Concolic Testing of Embedded Binaries Targeting RISC-V Platforms, Automated Technology for Verification and Analysis (ATVA), pp. 543-549, DOI: 10.1007/978-3-030-59152-6_31, Hanoi, Vietnam, 2020
- 567.V. Herdt, D. Große, E. Jentzsch, R. Drechsler. Efficient Cross-Level Testing for Processor Verification: A RISC-V Case-Study, In Forum on Specification & Design Languages (FDL), pp. 1-7, DOI: 10.1109/FDL50818.2020.9232941, Kiel, Germany, 2020
- 568.P. Habiby, S. Huhn, R. Drechsler. Power-aware Test Scheduling for IEEE 1687 Networks with Multiple Power Domain, In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-6, doi: 10.1109/DFT50435.2020.9250874, Frascati, Italy, 2020
- 569.M. Goli, A. Mahzoon, R. Drechsler. ASCHyRO: Automatic Fault Localization of SystemC HLS Designs Using a Hybrid Accurate Rank Ordering Technique, In IEEE International Conference on Computer Design (ICCD), pp. 179-186, DOI: 10.1109/ICCD50377.2020.00043, Hartford, USA, 2020
- 570.V. Herdt, D. Große, S. Tempel, R. Drechsler. Adaptive Simulation with Virtual Prototypes for RISC-V: Switching Between Fast and Accurate at Runtime, In IEEE International Conference on Computer Design (ICCD), pp. 312-315, DOI: 10.1109/ICCD50377.2020.00059, Hartford, USA, 2020
- 571.T. Meywerk, M. Walter, D. Große, R. Drechsler. Clustering-Guided SMT(LRA) Learning, In International Conference on integrated Formal Methods (iFM), pp. 41-59, DOI: 10.1007/978-3-030-63461-2_3, Lugano, Switzerland, 2020
- 572.V. Herdt, R. Drechsler. Efficient Techniques to Strongly Enhance the Virtual Prototype based Design Flow, IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 182-187, DOI: 10.1109/ISVLSI49217.2020.00041, Limassol, Cyprus, 2020
- 573.M. Walter, R. Drechsler. Design Automation for Field-coupled Nanotechnologies, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 176-181, DOI: 10.1109/ISVLSI49217.2020.00040, Limassol, Cyprus, 2020, Best Student Forum Paper Award

574. M. Goli, R. Drechsler. Automated Design Understanding of SystemC-based Virtual Prototypes: Data Extraction, Analysis and Visualization, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 188-193, DOI: 10.1109/ISVLSI49217.2020.00042, Limassol, Cyprus, 2020
575. T. Meywerk, M. Walter, V. Herdt, J. Kleinekathöfer, D. Große, R. Drechsler. Verifying Safety Properties of Robotic Plans operating in Real-World Environments via Logic-based Environment Modeling, In International Symposium On Leveraging Applications of Formal Methods, Verification and Validation (ISoLA), pp. 326-347, DOI: 10.1007/978-3-030-61467-6_21, Rhodes, Greece, 2020
576. M. Seraj, R. Drechsler. Impacts of Block-based Programming on Young Learners' Programming Skills and Attitudes in the Context of Smart Environments, In ACM annual conference on Innovation and Technology in Computer Science Education (ITiCSE), pp. 569-570, DOI: 10.1145/3341525.3394000, Trondheim, Norway, 2020
577. V. Herdt, S. Tempel, D. Große, R. Drechsler. Mutation-based Compliance Testing for RISC-V, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 55-60, DOI: 10.1145/3394885.3431584, Tokyo, Japan, 2021
578. M. Walter, W. Haaswijk, R. Wille, F. Sill Torres, R. Drechsler. One-pass Synthesis for Field-coupled Nanocomputing Technologies, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 574-580, DOI: 10.1145/3394885.3431607, Tokyo, Japan, 2021
579. M. Hassan, D. Große, R. Drechsler. System-Level Verification of Linear and Non-Linear Behaviors of RF Amplifiers using Metamorphic Relations, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 761-766, DOI: 10.1145/3394885.3431592, Tokyo, Japan, 2021
580. M. Goli, R. Drechsler. ATLaS: Automatic Detection of Timing-based Information Leakage Flows for SystemC HLS Designs, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 67-72, DOI: 10.1145/3394885.3431591, Tokyo, Japan, 2021
581. F. Bornebusch, C. Lüth, R. Wille, R. Drechsler. Performance Aspects of Correctness-oriented Synthesis Flows, In Int'l Conf. on Model-Driven Engineering and Software Development (MODELSWARD), pp. 76-86, DOI: 10.5220/0010235100760086, virtual conference, 2021
582. S. Tempel, V. Herdt, R. Drechsler. An Effective Methodology for Integrating Concolic Testing with SystemC-based Virtual Prototypes, In Design, Automation and Test in Europe Conference (DATE), pp. 218-221, DOI: 10.23919/DATE51398.2021.9474149, virtual conference, 2021
583. M. Hassan, D. Große, R. Drechsler. System Level verification of Phase-Locked Loop using Metamorphic Relations, In Design, Automation and Test in Europe Conference (DATE), pp. 1378-1381, DOI: 10.23919/DATE51398.2021.9474211, virtual conference, 2021
584. P. Niemann, C. Bandyopadhyay, R. Drechsler. Combining SWAPs and Remote Toffoli Gates in the Mapping to IBM QX Architectures, In Design, Automation and Test in Europe Conference (DATE), pp. 200-205, DOI: 10.23919/DATE51398.2021.9474217, virtual conference, 2021
585. C. Scholl, A. Konrad, A. Mahzoon, D. Große, R. Drechsler. Verifying Dividers Using Symbolic Computer Algebra and Don't Care Optimization, In Design, Automation and Test in Europe Conference (DATE), pp. 1110-1115, DOI: 10.23919/DATE51398.2021.9474019, virtual conference, 2021
586. S. Rai, S. Garg, C. Pilato, V. Herdt, E. Moussavi, D. Sisejkovic, R. Karri, R. Drechsler, Farhad Merchant, Akash Kumar. Vertical IP Protection of the Next-Generation Devices: Quo Vadis?, In Design, Automation and Test in Europe Conference (DATE), pp. 1905-1914, DOI: 10.23919/DATE51398.2021.9474132, Grenoble, France, 2021
587. I. Polian, F. Altmann, T. Arul, C. Boit, R. Brederlow, L. Davi, R. Drechsler, N. Du, T. Eisenbarth, T. Güneysu, S. Hermann, M. Hiller, R. Leupers, F. Merchant, T. Mussenbrock, S. Katzenbeisser, A. Kumar, W. Kunz, T. Mikolajick, V. Pachauri, J.-P. Seifert, F. Sill Torres, J. Trommer. Nano Security: From Nano-Electronics to Secure Systems, In Design, Automation and Test in Europe Conference (DATE), pp. 1334-1339, DOI: 10.23919/DATE51398.2021.9474187, virtual conference, 2021
588. L. Klemmer, S. Fröhlich, R. Drechsler, D. Große. XbNN: Enabling CNNs on Edge Devices by Approximate On-Chip Dot Product Encoding, In IEEE International Symposium on Circuits & Systems (ISCAS), pp. 1-5, DOI: 10.1109/ISCAS51556.2021.9401780, hybrid conference, 2021

- 589.P. Niemann, R. Drechsler. Synthesis of Asymptotically Optimal Adders for Multiple-Valued Logic, In International Symposium on Multiple-Valued Logic (ISMVL), pp. 178-182, DOI: 10.1109/ISMVL51352.2021.00038, Nursultan, Kazakhstan, 2021
- 590.P. Pieper, R. Wimmer, G. Angst, R. Drechsler. Minimally Invasive HW/SW Co-debug Live Visualization on Architecture Level, In ACM Great Lakes Symposium on VLSI (GLSVLSI), pp. 321–326, DOI: 10.1145/3453688.3461524, Durham, USA, 2021
- 591.A. Mahzoon, R. Drechsler. Late Breaking Results: Polynomial Formal Verification of Fast Adders, In Design Automation Conference (DAC), pp. 1376-1377, doi: 10.1109/DAC18074.2021.9586107, San Francisco, USA, 2021
- 592.S. Tempel, V. Herdt, R. Drechsler. Towards Reliable Spatial Memory Safety for Embedded Software by Combining Checked C with Concolic Testing, In Design Automation Conference (DAC), pp. 667-672, DOI: 10.1109/DAC18074.2021.9586170, San Francisco, USA, 2021
- 593.C. Plump, B. J. Berger, R. Drechsler. Improving evolutionary algorithms by enhancing an approximative fitness function through prediction intervals, In IEEE Congress on Evolutionary Computation (CEC), pp. 127-135, DOI: 10.1109/CEC45853.2021.9504722, Krakow, Poland, 2021
- 594.C. Plump, B. J. Berger, R. Drechsler. Domain-driven correlation-aware recombination and mutation operators for complex real-world applications, In IEEE Congress on Evolutionary Computation (CEC), pp. 540-548, DOI: 10.1109/CEC45853.2021.9504931, Kraków, Poland, 2021
- 595.M. Schnieber, S. Fröhlich, R. Drechsler. Depth Optimized Synthesis of Symmetric Boolean Functions, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 61-66, DOI: 10.1109/ISVLSI51109.2021.00022, Florida, USA, 2021
- 596.P. Habiby, S. Huhn, R. Drechsler. Optimization-based Test Scheduling for IEEE 1687 Multi-Power Domain Networks Using Boolean Satisfiability, In IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), pp. 1-4, DOI: 10.1109/DTIS53253.2021.9505098, Apulia, Italy, 2021
- 597.P. Niemann, L. Müller, R. Drechsler. Finding Optimal Implementations of Non-native CNOT Gates using SAT, In Reversible Computation (RC), pp. 242-255, DOI: 10.1007/978-3-030-79837-6_15, Nagoya, Japan, 2021
- 598.M. Goli, A. Mahzoon, R. Drechsler. Automated Debugging-Aware Visualization Technique for SystemC HLS Designs, In Euromicro Conference on Digital System Design (DSD), pp. 519-526, DOI: 10.1109/DSD53832.2021.00084, Palermo, Sicily, Italy, 2021
- 599.P. Niemann, L. Müller, R. Drechsler. Combining SWAPs and Remote CNOT Gates for Quantum Circuit Transformation, In Euromicro Conference on Digital System Design (DSD), pp. 495-501, DOI: 10.1109/DSD53832.2021.00080, Palermo, Sicily, Italy, 2021
- 600.A. Mahzoon, R. Drechsler. Polynomial Formal Verification of Prefix Adders, In Asian Test Symposium (ATS), pp. 85-90, DOI: 10.1109/ATS52891.2021.0002, Virtual Conference, Japan, 2021
- 601.F. Riese, V. Herdt, D. Große, R. Drechsler. Metamorphic Testing for Processor Verification: A RISC-V Case Study at the Instruction Level, In IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1-6, DOI: 10.1109/VLSI-SoC53125.2021.9606997, Virtual Conference, Singapore, Malaysia, 2021
- 602.M. Goli, R. Drechsler. VIP-VP: Early Validation of SoCs Information Flow Policies using SystemC-based Virtual Prototypes, In Forum on Specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL53530.2021.9568377, Antibes, France, 2021, Best Paper Award
- 603.S. Ahmadi-Pour, V. Herdt, R. Drechsler. RISC-V AMS VP: An Open Source Evaluation Platform for Cyber-Physical Systems, In Forum on Specification & Design Languages (FDL), pp. 01-07, DOI: 10.1109/FDL53530.2021.9568387, Antibes, France, 2021
- 604.S. Tempel, V. Herdt, R. Drechsler. In-Vivo Stack Overflow Detection and Stack Size Estimation for Low-End Multithreaded Operating Systems using Virtual Prototypes, In Forum on Specification & Design Languages (FDL), pp. 01-07, DOI: 10.1109/FDL53530.2021.9568384, Antibes, France, 2021

605. M. Merten, S. Huhn, R. Drechsler. A Codeword-based Compactor for On-Chip Generated Debug Data Using Two-Stage Artificial Neural Networks, In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-6, DOI: 10.1109/DFT52944.2021.9568298, Athens, Greece, 2021
606. C. Cociancig, C. Lüth, R. Drechsler. Modeling for Explainability: Ethical Decision-Making in Automated Resource Allocation, In Upper-Rhine Artificial Intelligence Symposium (UR-AI), Kaiserslautern, Germany, 2021
607. M. Barhoush, A. Mahzoon, R. Drechsler. Polynomial Word-Level Verification of Arithmetic Circuits, In International Conference on Formal Methods and Models for System Design (MEMOCODE), pp. 1-9, DOI: 10.1145/3487212.3487333, Beijing, China, 2021
608. C. Plump, B. Berger, R. Drechsler. Choosing the right technique for the right restriction - a domain-specific approach for enforcing search-space restrictions in evolutionary algorithms, In International Conference on Dynamics in Logistics (LDIC), pp. 349-359, DOI: 10.1007/978-3-031-05359-7_28, Bremen, Germany, 2021
609. M. Goli, R. Drechsler. Early Validation of SoCs Security Architecture Against Timing Flows Using SystemC-based VPs, International Conference on Computer Aided Design (ICCAD), pp. 1-8, DOI: 10.1109/ICCAD51958.2021.9643579, Munich, Germany, 2021
610. C. Metz, M. Goli, R. Drechsler. Work-in-Progress: Early Power Estimation of CUDA-based CNNs on GPGPUs, In International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 29–30, DOI: 10.1145/3478684.3479255, Virtual Conference, 2021
611. R. Krauss, M. Merten, M. Bockholt, R. Drechsler. ALF – A Fitness-Based Artificial Life Form for Evolving Large-Scale Neural Networks, In The Genetic and Evolutionary Computation Conference (GECCO), pp. 225–226, DOI: 10.1145/3449726.3459545, Lille, France, 2021
612. R. Drechsler. PolyAdd: Polynomial Formal Verification of Adder Circuits, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 99-104, DOI: 10.1109/DDECS52668.2021.9417052, Vienna, Austria, 2021
613. N. Bruns, V. Herdt, E. Jentzsch, R. Drechsler. Cross-Level Processor Verification via Endless Randomized Instruction Stream Generation with Coverage-guided Aging, In Design, Automation and Test in Europe Conference (DATE), pp. 1123-1126, DOI: 10.23919/DATE54114.2022.9774771, Antwerp, Belgium, 2022
614. S. Fröhlich, R. Drechsler. LiM-HDL: HDL-Based Synthesis for In-Memory Computing, In Design, Automation and Test in Europe Conference (DATE), pp. 1395-1400, DOI: 10.23919/DATE54114.2022.9774627, Antwerp, Belgium, 2022
615. W. Ecker, M. Krstic, A. Mauderer, E. Jentzsch, M. Damian, J. Oppermann, A. Koch, P. Adelt, W. Müller, V. Herdt, R. Drechsler, R. Stahl, K. Emrich, D. Müller-Gritschneider, J. Schlamelcher, K. Grüttner, J. Bormann, W. Kunz, R. Heckmann, G. Angst, R. Wimmer, B. Becker, P. Scholl, P. Bernardo, O. Bringmann, J. Partzsch, C. Mayr. The Scale4Edge RISC-V Ecosystem, In Design, Automation and Test in Europe Conference (DATE), pp. 808-813, DOI: 10.23919/DATE54114.2022.9774593, Antwerp, Belgium, 2022
616. S. Parvin, T. Krachenfels, S. Tajik, J.-P. Seifert, F. Sill Torres, R. Drechsler. Toward Optical Probing Resistant Circuits: A Comparison of Logic Styles and Circuit Design Techniques, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 429-435, DOI: 10.1109/ASP-DAC52403.2022.9712518, Taipei, Taiwan, 2022
617. S. Tempel, V. Herdt, R. Drechsler. Automated Detection of Spatial Memory Safety Violations for Constrained Devices, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 160-165, DOI: 10.1109/ASP-DAC52403.2022.9712570, Taipei, Taiwan, 2022
618. M. Merten, S. Huhn, R. Drechsler. A Hardware-based Evolutionary Algorithm with Multi-Objective Optimization Operators for On-Chip Transient Fault Detection, In IEEE VLSI Test Symposium (VTS), pp. 1-7, DOI: 10.1109/VTS52500.2021.9794161 San Diego, USA, 2022

- 619.K. Datta, A. Kole, I. Sengupta, R. Drechsler. Nearest Neighbor Mapping of Quantum Circuits to Two-Dimensional Hexagonal Qubit Architecture, In IEEE International Symposium on Multiple-Valued Logic, pp. 35-42, DOI: 10.1109/ISMVL52857.2022.00013, Virtual Conference, Dallas, 2022
- 620.M. Merten, S. Huhn, R. Drechsler. Quality Assessment of RFET-based Logic Locking Protection Mechanisms using Formal Methods, In IEEE European Test Symposium (ETS), pp. 1-2, DOI: 10.1109/ETS54262.2022.9810459, Barcelona, Spain, 2022
- 621.W. Zhang, M. Goli, R. Drechsler. Early Performance Estimation of Embedded Software on RISC-V Processor using Linear Regression, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 20-25, DOI: 10.1109/DDECS54261.2022.9770144, Prague, Czech Republic, 2022
- 622.M. Funck, V. Herdt, R. Drechsler. Virtual Prototype driven Design, Implementation and Evaluation of RISC-V Instruction Set Extensions, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 14-19, DOI: 10.1109/DDECS54261.2022.9770108, Prague, Czech Republic, 2022
- 623.K. Ç. Coşkun, M. Hassan, R. Drechsler. Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 160-165, DOI: 10.1109/DDECS54261.2022.9770142, Prague, Czech Republic, 2022
- 624.C. Metz, M. Goli, R. Drechsler. ML-based Power Estimation of Convolutional Neural Networks on GPGPUs, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 166-171, DOI: 10.1109/DDECS54261.2022.9770153, Prague, Czech Republic, 2022
- 625.R. Drechsler, A. Mahzoon, M. Goli. Towards Polynomial Formal Verification of Complex Arithmetic Circuits, In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 1-6, DOI: 10.1109/DDECS54261.2022.9770156, Prague, Czech Republic, 2022
- 626.P. Niemann, R. Drechsler. Polynomial-Time Formal Verification of Adder Circuits for Multiple-Valued Logic, In IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp. 9-14, DOI: 10.1109/ISMVL52857.2022.00009, Dallas, USA, 2022
- 627.C. Plump, B. J. Berger, R. Drechsler. Adapting mutation and recombination operators to range-aware relations in real-world application data, In The Genetic and Evolutionary Computation Conference (GECCO Companion), pp. 755–758, DOI: 10.1145/3520304.3529066, Boston, USA, 2022
- 628.N. Bruns, V. Herdt, D. Große, R. Drechsler. Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing, In Great Lakes Symposium on VLSI (GLSVLSI), pp. 97-103, DOI: 10.1145/3526241.3530340, Irvine, CA, USA, 2022
- 629.P. Pieper, V. Herdt, R. Drechsler. Advanced Environment Modeling and Interaction in an Open Source RISC-V Virtual Prototype, In Great Lakes Symposium on VLSI (GLSVLSI), pp. 193–197, DOI: 10.1145/3526241.3530374, Irvine, CA, USA, 2022
- 630.S. Sengupta, A. Kole, K. Datta, I. Sengupta, R. Drechsler. AQuCiDe: Architecture Aware Quantum Circuit Decomposition, In International Symposium on Quantum Computing: Circuits Systems Automation and Applications (QC-CSAA), pp. 69–87, DOI: 10.1007/978-3-031-37966-6_4, Knoxville, USA, 2022
- 631.C. Plump, B. J. Berger, R. Drechsler. Using density of training data to improve evolutionary algorithms with approximative fitness functions, In Congress of Evolutionary Computation (CEC), pp. 1-10, DOI: 10.1109/CEC55065.2022.9870352, Padua, Italien, 2022
- 632.M. Schnieber, S. Fröhlich, R. Drechsler. Polynomial Formal Verification of Approximate Functions, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 92-97, DOI: 10.1109/ISVLSI54635.2022.00029, Pafos, Cyprus, 2022
- 633.S. Ahmadi-Pour, S. Saha, V. Herdt, R. Drechsler, K. McDonald-Maier. Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study, In Euromicro Conference on Digital System Design (DSD), pp. 134-141, DOI: 10.1109/DSD57027.2022.00027, Gran Canaria, Spain, 2022

- 634.S. Froehlich, R. Drechsler. Generation of Verified Programs for In-Memory Computing, In Euromicro Conference on Digital System Design (DSD), pp. 815-820, DOI: 10.1109/DSD57027.2022.00114, Gran Canaria, Spain, 2022
- 635.M. Schnieber, S. Fröhlich, R. Drechsler. Polynomial Formal Verification of Approximate Adders, In Euromicro Conference on Digital System Design (DSD), pp. 761-768, DOI: 10.1109/DSD57027.2022.00107, Gran Canaria, Spain, 2022
- 636.A. Kole, K. Datta, I. Sengupta, R. Drechsler. SAT-based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library, In Euromicro Conference on Digital System Design (DSD), pp. 769-776, DOI: 10.1109/DSD57027.2022.00108, Gran Canaria, Spain, 2022
- 637.K. Datta, S. Shirinzadeh, P. L. Thangkhiew, I. Sengupta, R. Drechsler. Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles, In Euromicro Conference on Digital System Design (DSD), pp. 793-800, DOI: 10.1109/DSD57027.2022.00111, Gran Canaria, Spain, 2022
- 638.T. Meywerk, A. Niedzwiecki, V. Herdt, R. Drechsler. Simulation-Based Debugging of Formal Environment Models, In The Mediterranean Conference on Control and Automation (MED), pp. 890-895, DOI: 10.1109/MED54222.2022.9837055, Athen, Griechenland, 2022
- 639.A. Fratzer, V. Herdt, C. Lüth, R. Drechsler. Virtual Prototype based Analysis of Neural Network Cache Behavior for Tiny Edge Device, In Forum on Specification & Design Languages (FDL), pp. 1-6, DOI: 10.1109/FDL56239.2022.9925663, Linz, Austria, 2022
- 640.S. Huhn, R. Drechsler. Next Generation Design For Testability, Debug and Reliability Using Formal Techniques, In International Test Conference (ITC), pp. 609-618, DOI: 10.1109/ITC50671.2022.00086, Anaheim, USA, 2022
- 641.N. Bruns, V. Herdt, R. Drechsler. Unified HW/SW Coverage: A Novel Metric to Boost Coverage-guided Fuzzing for Virtual Prototype based HW/SW Co-Verification, In Forum on Specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL56239.2022.9925661, Linz, Austria, 2022
- 642.J. Zielasko, S. Tempel, V. Herdt, Rolf Drechsler. 3D Visualization of Symbolic Execution Traces, In Forum on Specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL56239.2022.9925664, Linz, Austria, 2022
- 643.S. Tempel, V. Herdt, R. Drechsler. SISL: Concolic Testing of Structured Binary Input Formats via Partial Specification, In Automated Technology for Verification and Analysis (ATVA), pp. 77-82, DOI: 10.1007/978-3-031-19992-9_5, Beijing, China, 2022
- 644.K. Datta, S. Froehlich, S. Shirinzadeh, D. Narayan, Y. I. Sengupta, R. Drechsler. Unlocking High Resolution Arithmetic Operations within Memristive Crossbars for Error Tolerant Applications, In IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1-6, DOI: 10.1109/VLSI-SoC54400.2022.9939573, Patras, Greece, 2022
- 645.C. Metz, M. Goli, R. Drechsler. Towards Neural Hardware Search: Power Estimation of CNNs for GPGPUs with Dynamic Frequency Scaling, In ACM/IEEE Workshop on Machine Learning for CAD (MLCAD), pp. 103-109, DOI: 10.1109/MLCAD55463.2022.9900102, Snowbird, USA, 2022
- 646.A. Konrad, C. Scholl, A. Mahzoon, D. Große, R. Drechsler. Divider Verification Using Symbolic Computer Algebra and Delayed Don't Care Optimization, In Formal Methods in Computer-Aided Design (FMCAD), pp. 1-10, DOI: 10.34727/2022/isbn.978-3-85448-053-2_17, Trento, Italy, 2022
- 647.R. Drechsler, A. Mahzoon. Design Modification for Polynomial Formal Verification, In International Symposium on Electrical, Electronics and Information Engineering (ISEEIE), pp. 187-194, DOI: 10.1109/ISEEIE55684.2022.0004, Virtual Conference, 2022
- 648.R. Drechsler, A. Mahzoon. Polynomial Formal Verification: Ensuring Correctness under Resource Constraints, In International Conference on Computer Aided Design (ICCAD), pp. 1-9, San Diego, USA, 2022
- 649.R. Drechsler, A. Mahzoon. Preserving Design Hierarchy Information for Polynomial Formal Verification, IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1-7, DOI: 10.1109/VLSI-SoC54400.2022.9939650, Patras, Greece, 2022

- 650.R. Drechsler. Fast and Exact is Doable: Polynomial Algorithms in Test and Verification, In IEEE Latin-American Test Symposium (LATS), pp. 1-2, DOI: 10.1109/LATS57337.2022.9936904, Virtual Conference, 2022
- 651.K. Qayyum, A. Mahzoon, R. Drechsler. Monitoring the Effects of Static Variable Orders on the Construction of BDDs, In International Interdisciplinary Conference on Mathematics, Engineering and Science (MESIICON), pp. 1-6, DOI: 10.1109/MESIICON55227.2022.10093493, Virtual Conference, 2022
- 652.T. Meywerk, V. Herdt, R. Drechsler. Symbolic Fault Injection for Plan-based Robotics, In International Conference on Control, Automation and Systems (ICCAS), pp. 1710-1715, DOI: 10.23919/ICCAS55662.2022.10003719, Busan, Korea, 2022
- 653.W. Zhang, M. Goli, A. Mahzoon, R. Drechsler. ANN-based Performance Estimation of Embedded Software for RISC-V Processors, In International Workshop on Rapid System Prototyping (RSP), pp. 22-28, DOI: 10.1109/RSP57251.2022.10039004, Hamburg, Germany, 2022
- 654.M. Hassan, T. Vörtler, K. Einwich, R. Drechsler, D. Große. A Cross-domain Heterogeneous ABV-Library for Mixed-signal Virtual Prototypes in SystemC/AMS, In Design and Verification Conference in Europe (DVCon Europe), Munich, Germany, 2022
- 655.C. K. Jha, A. Mahzoon, R. Drechsler. Investigating Various Adder Architectures for Digital In-Memory Computing Using MAGIC-based Memristor Design Style, In International Conference on Emerging Electronics (ICEE), pp. 1-4, DOI: 10.1109/ICEE56203.2022.10117915, Bangalore, India, 2022
- 656.P. Pieper, V. Herdt, D. Große, R. Drechsler. Verifying SystemC TLM Peripherals using Modern C++ Symbolic Execution Tools, In Design Automation Conference (DAC), pp. 1177–1182, DOI: 10.1145/3489517.3530604, San Francisco, USA, 2022
- 657.A. Mahzoon, D. Große, C. Scholl, A. Konrad, R. Drechsler. Formal Verification of Modular Multipliers using Symbolic Computer Algebra and Boolean Satisfiability, In Design Automation Conference (DAC), pp. 1183–1188, DOI: 10.1145/3489517.3530605, San Francisco, USA, 2022
- 658.A. Deb, K. Datta, M. Hassan, S. Shirinzadeh, R. Drechsler. Automated Equivalence Checking Method for Majority based In-Memory Computing on ReRAM Crossbars, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 19-25, DOI: 10.1145/3566097.3567842, Tokyo, Japan, 2023
- 659.S. Parvin, M. Goli, F. Sill Torres, R. Drechsler. Trojan-D2: Post-Layout Design and Detection of Stealthy Hardware Trojans - a RISC-V Case Study, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 683-689, DOI: 10.1145/3566097.3567919, Tokyo, Japan, 2023
- 660.R. Krauss, M. Goli, R. Drechsler. EDDY: A Multi-Core BDD Package With Dynamic Memory Management and Reduced Fragmentation, Asia and South Pacific Design Automation Conference (ASP-DAC), page 6, DOI: 10.1145/3566097.3567913, Tokyo, Japan, 2023
- 661.T. Meywerk, V. Herdt, R. Drechsler. Coverage-guided Fuzzing for Plan-based Robotics, In International Conference on Agents and Artificial Intelligence (ICAART), Lissabon, Portugal, 2023
- 662.A. Kole, A. Deb, K. Datta, R. Drechsler. Extending the Design Space of Dynamic Quantum Circuits for Toffoli based Network, In Design, Automation and Test in Europe (DATE), pp. 1-6, DOI: 10.23919/DATE56975.2023.10137250, Antwerp, Belgium, 2023
- 663.J. Trommer, N. Bhattacharjee, T. Mikolajick, S. Huhn, M. Merten, M. E. Djeridane, M. Hassan, R. Drechsler, S. Rai, N. Kavand, A. Darjani, A. Kumar, V. Sessi, M. Drescher, S. Kolodinski, M. Wiatr. Design Enablement Flow for Circuits with Inherent Obfuscation based on Reconfigurable Transistors, In Design, Automation and Test in Europe Conference (DATE), pp. 1-6, DOI: 10.23919/DATE56975.2023.10136918, Antwerp, Belgium, 2023
- 664.S. Parvin, M. Goli, F. Sill Torres, R. Drechsler. FELOPi: A Framework for Simulation and Evaluation of Post-Layout File Against Optical Probing, In Design, Automation and Test in Europe Conference (DATE), pp. 1-2, DOI: 10.23919/DATE56975.2023.10137295, Antwerp, Belgium, 2023
- 665.K. Çağlar Coşkun, M. Hassan, R. Drechsler. Equivalence Checking of System-Level and SPICE-Level Models of Static Nonlinear Circuits, In Design, Automation and Test in Europe Conference (DATE), pp. 1-6, DOI: 10.23919/DATE56975.2023.10137179, Antwerp, Belgium, 2023

- 666.N. Bruns, V. Herdt, R. Drechsler. Processor Verification using Symbolic Execution: A RISC-V Case-Study, In Design, Automation and Test in Europe Conference (DATE), pp. 1-6, DOI: 10.23919/DATE56975.2023.10137202, Antwerp, Belgium, 2023
- 667.J. Kleinekathöfer, A. Mahzoon, R. Drechsler. Polynomial Formal Verification of Floating Point Adders, In Design, Automation and Test in Europe Conference (DATE), pp. 1-2, DOI: 10.23919/DATE56975.2023.10137166, Antwerp, Belgium, 2023
- 668.R. Drechsler, A. Mahzoon. Divide and Verify: Using a Divide-and-Conquer Strategy for Polynomial Formal Verification of Complex Circuits, Design, Automation and Test in Europe Conference (DATE), pp. 1-2, doi: 10.23919/DATE56975.2023.10137149, Antwerp, Belgium, 2023
- 669.L. Weingarten, A. Mahzoon, M. Goli, R. Drechsler. Polynomial Formal Verification of a Processor: A RISC-V Case Study, In International Symposium on Quality Electronic Design (ISQED), pp. 1-7, DOI: 10.1109/ISQED57927.2023.10129397, San Francisco, USA, 2023
- 670.E. N. D. Coskun, M. Hassan, M. Goli, R. Drechsler. VAST: Validation of VP-based Heterogeneous Systems against Availability Security Properties using Static Information Flow Tracking, International Symposium on Quality Electronic Design (ISQED), pp. 1-8, DOI: 10.1109/ISQED57927.2023.10129337, San Francisco, USA, 2023
- 671.D. Tille, L. Klimasch, S. Huhn. A Novel LBIST Signature Computation Method for Automotive Microcontrollers using a Digital Twin, In IEEE VLSI Test Symposium (VTS), pp. 1-6, DOI: 10.1109/VTS56346.2023.10140109, San Diego, USA, 2023
- 672.R. Krauss, M. Goli, R. Drechsler. Efficient Binary Decision Diagram Manipulation by Reducing the Number of Intermediate Nodes, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 73-78, DOI: 10.1109/DDECS57882.2023.10139373, Tallinn, Estonia, 2023
- 673.M. Merten, M. Hassan, R. Drechsler. Quality Assessment of Logic Locking Mechanisms using Pseudo-Boolean Optimization Techniques, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 105-110, DOI: 10.1109/DDECS57882.2023.10139590, Tallinn, Estonia, 2023
- 674.P. Habiby, N. Lylina, C.-H. Wang, H.-J. Wunderlich, S. Huhn, R. Drechsler. Synthesis of IJTAG Networks for Multi-Power Domain Systems on Chips, In IEEE European Test Symposium (ETS), pp. 1-6, DOI: 10.1109/ETS56758.2023.10174127, Venice, Italy, 2023
- 675.M. Merten, S. Huhn, R. Drechsler. Increasing SAT-Resilience of Logic Locking Mechanisms using Formal Methods, In IEEE European Test Symposium (ETS), pp. 1-6, DOI: 10.1109/ETS56758.2023.10173975, Venice, Italy, 2023
- 676.M. Merten, R. Krauss, R. Drechsler. Scalable Neuroevolution of Ensemble Learners, In The Genetic and Evolutionary Computation Conference (GECCO), pp. 667–670, DOI: 10.1145/3583133.3590711, Lisbon, Portugal, 2023
- 677.C. Plump, B. J. Berger, R. Drechsler. Repetitive Processes and their surrogate-model congruent encoding for evolutionary algorithms - A theoretic proposal, In The Genetic and Evolutionary Computation Conference (GECCO), pp. 2289–2296, DOI: 10.1145/3583133.3596389, Lisbon, Portugal, 2023
- 678.A. Kole, K. Datta, P. Niemann, I. Sengupta, R. Drechsler. Exploiting the Benefits of Clean Ancilla Based Toffoli Gate Decomposition Across Architectures, In International Conference on Reversible Computation (RC), pp. 232–244, DOI: 10.1007/978-3-031-38100-3_15, Giessen, Germany, 2023
- 679.K. Datta, A. Kole, I. Sengupta, R. Drechsler. Improved Cost-Metric for Nearest Neighbor Mapping of Quantum Circuits to 2-Dimensional Hexagonal Architecture, In International Conference on Reversible Computation (RC), pp. 218–231, DOI: 10.1007/978-3-031-38100-3_14, Giessen, Germany, 2023
- 680.K. Datta, A. Deb, F. Shirinzadeh, A. Kole, S. Shirinzadeh, R. Drechsler. Verification of In-Memory Logic Design Using ReRAM Crossbars, In IEEE Interregional NEWCAS Conference (NEWCAS), pp. 1-5, DOI: 10.1109/NEWCAS57931.2023.10198121, Edinburgh, Scotland, 2023

- 681.S. Singh, O. Ghazal, C. K. Jha, V. Rana, R. Drechsler, R. Shafik, A. Yakovlev, S. Patkar, F. Merchant. Finite State Automata Design using 1T1R ReRAM Crossbar, In IEEE Interregional NEWCAS Conference (NEWCAS), pp. 1-5, DOI: 10.1109/NEWCAS57931.2023.10198206, Edinburgh, Scotland, 2023
- 682.C. K. Jha, R. Drechsler. Benchmarking Multiplier Architectures for MAGIC Based In-Memory Computing, In IEEE Interregional NEWCAS Conference (NEWCAS), pp. 1-5, DOI: 10.1109/NEWCAS57931.2023.10198203, Edinburgh, Scotland, 2023
- 683.B. J. Berger, C. Plump, R. Drechsler. EvoAI: A domain-specific language-based approach to optimisation, In IEEE Congress on Evolutionary Computation (CEC), pp. 1-10, DOI: 10.1109/CEC53210.2023.10253985, Chicago, 2023
- 684.S. Parvin, M. Goli, T. Krachenfels, S. Tajik, J.-P. Seifert, F. Sill Torres, R. Drechsler. LAT-UP: Exposing Layout-Level Analog Hardware Trojans Using Contactless Optical Probing, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 1-6, DOI: 10.1109/ISVLSI59464.2023.10238545, Iguazu Falls, Brazil, 2023
- 685.R. Drechsler, A. Mahzoon. Towards Polynomial Formal Verification of AI-Generated Arithmetic Circuits, In International Symposium on Devices, Circuits and Systems (ISDCS), pp. 01-04, DOI: 10.1109/ISDCS58735.2023.10153522, Higashi-hiroshima, Japan, 2023
- 686.S. Parvin, C. Kumar Jha, S. Ahmadi-Pour, F. Sill Torres, R. Drechsler. Hidden in Plain Sight: A Detailed Investigation of Selectively Increasing Local Density to Camouflage and Robustify Against Optical Probing Attacks, In IEEE International Test Conference India (ITC India), pp. 1-6, DOI: 10.1109/ITCIndia59034.2023.10235396, Bengaluru, India, 2023
- 687.S. Parvin, S. Ahmadi-Pour, C. Kumar Jha, F. Sill Torres, R. Drechsler. Lo-RISK: Design of a Low Optical Leakage and High Performance RISC-V Core, In IEEE International Conference on Omni-layer Intelligent Systems (IEEE COINS), pp. 1-4, doi: 10.1109/COINS57856.2023.10189332, Berlin, Germany, 2023
- 688.C. Metz, C. Plump, B. J. Berger, R. Drechsler. Hybrid PTX Analysis for GPU accelerated CNN inferencing aiding Computer Architecture Design, In Forum on Specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL59689.2023.10272088, Turin, Italy, 2023
- 689.S. Tempel, T. Brandt, C. Lüth, R. Drechsler. Minimally Invasive Generation of RISC-V Instruction Set Simulators from Formal ISA Models, In Forum on Specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL59689.2023.10272224, Turin, Italy, 2023
- 690.M. Funck, S. Ahmadi-Pour, V. Herdt, R. Drechsler. Identification of ISA-Level Mutation-Classes for Qualification of RISC-V Formal Verification, In Forum on Specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL59689.2023.10272202, Turin, Italy, 2023
- 691.J. Zielasko, R. Drechsler. Virtual Prototype driven Application Specific Hardware Optimization, In Forum on Specification & Design Languages (FDL), pp. 1-8, DOI: 10.1109/FDL59689.2023.10272131, Turin, Italy, 2023
- 692.M. Schnieber, R. Drechsler. Polynomial Formal Verification of KFDD Circuits, In International Conference on Formal Methods and Models for System Design (MEMOCODE), pp. 82-89, DOI: 10.1145/3610579.3611080, Hamburg, Germany, 2023
- 693.W. Zhang, M. Goli, M. Hassan, R. Drechsler. Efficient ML-Based Performance Estimation Approach across Different Microarchitectures for RISC-V Processors, In Euromicro Conference Series on Digital System Design (DSD), pp. 693-699, DOI: 10.1109/DSD60849.2023.00099, Durres, Albania, 2023
- 694.P. Habiby, S. Huhn, R. Drechsler. RC-IJTAG: A Methodology for Designing Remotely-Controlled IEEE 1687 Scan Networks, In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-6, DOI: 10.1109/DFT59622.2023.10313568, Juan-Les-Pins, France, 2023
- 695.S. Singh, C. Kumar Jha, A. Bende, P. Lyngton Thangkhiew, V. Rana, S. Patkar, R. Drechsler, F. Merchant. Should We Even Optimize for Execution Energy? Rethinking Mapping for MAGIC Design Style, In International Conference on Hardware/Software Codesign and System Synthesis | Embedded System Week (CODES+ISSS), pp. 230-233, DOI: 10.1109/LES.2023.3298740, Hamburg, Germany, 2023

- 696.S. Ahmadi-Pour, R. Drechsler. Virtual Prototypes and Open Source Hardware Design in Research and Education, In The premier open source silicon conference (ORConf), Munich, Germany, 2023
- 697.S. Parvin, R. Drechsler. RADOPA: Robustifying a Design Against Optical Probing Attacks, In The premier open source silicon conference (ORConf), Munich, Germany, 2023
- 698.T. Hörner, M. Dalby, R. Drechsler, F. O. Glöckner, I. Pigeot. Data Train – The Cross-disciplinary Training in Research Data Management and Data Science, In International Conference for YOUNG Marine Researchers (ICYMARE), Oldenburg, Germany, 2023
- 699.L. Steinmann, H. Thöricht, S. Zänkert, R. Drechsler. Das Data Science Center an der Universität Bremen: Interdisziplinärer Knotenpunkt und Service-Infrastruktur für die datenintensive Forschung, In E-Science-Tage 2023, Heidelberg, Deutschland, 2023
- 700.L. Steinmann, D. Nowotka, L. Oberländer, H. Pfuhl, H. Stuckenschmidt, R. Drechsler. Aktuelle Entwicklungen und Perspektiven (an Hochschulen) im Bereich Data Science, In INFORMATIK 2023, Berlin, Deutschland, 2023
- 701.S. Singh, C. Kumar Jha, A. Bende, V. Rana, S. Patkar, R. Drechsler, F. Merchant. MemSPICE: Automated Simulation and Energy Estimation Framework for MAGIC-Based Logic-in-Memory, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 282-287, DOI: 10.1109/ASP-DAC58780.2024.10473924, Incheon Songdo Convensia, South Korea, 2024
- 702.E. N. D. Coskun, S. Ahmadi-Pour, M. Hassan, R. Drechsler. Security Coverage Metrics for Information Flow at the System Level, In Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 945-950, DOI: 10.1109/ASP-DAC58780.2024.10473835, Incheon Songdo Convensia, South Korea, 2024
- 703.R. Drechsler, C. Metz, C. Plump. Energy-Efficient CNN inferencing on GPUs with Dynamic Frequency Scaling, In International Conference on Innovations in Data Analytics (ICIDA), pp. 375-389, DOI: 10.1007/978-981-97-3466-5_28, West Bengal, India, 2023
- 704.K. Datta, R. Drechsler. Memristors: Device Modeling, Design and Verification, In IEEE International Symposium on Smart Electronic Systems (iSES), pp. 254-259, DOI: 10.1109/iSES58672.2023.00059, Ahmedabad, India, 2023
- 705.R. Drechsler, M. Schnieber. Automated Polynomial Formal Verification: Human-Readable Proof Generation, In IEEE International Symposium on Smart Electronic Systems (iSES), pp. 1-3, DOI: 10.1109/iSES58672.2023.00012, Ahmedabad, India, 2023
- 706.L. Weingarten, K. Datta, R. Drechsler. PolyMiR: Polynomial Formal Verification of the MicroRV32 Processor, In ACM International Symposium on Nanoscale Architectures (NANOARCH), page 6, DOI: 10.1145/3611315.3633262, Dresden, Germany, 2023
- 707.A. Bende, S. Singh, C. Kumar Jha, T. Kempen, F. Cüppers, C. Bengel, A. Zambanini, D. Nielinger, S. Patkar, R. Drechsler, R. Waser, F. Merchant, V. Rana. Experimental Validation of Memristor-Aided Logic Using 1T1R TaOx RRAM Crossbar Array, In International Conference on VLSI Design (VLSID), pp. 565-570, DOI: 10.1109/VLSID60093.2024.00100, Kolkata, India, 2024
- 708.C. Kumar Jha, S. Ahmadi-Pour, R. Drechsler. Input Distribution Aware Library of Approximate Adders Based on Memristor-Aided Logic, In International Conference on VLSI Design (VLSID), pp. 577-582, DOI: 10.1109/VLSID60093.2024.00102, Kolkata, India, 2024
- 709.F. Shirinzadeh, A. Deb, S. Shirinzadeh, A. Kole, K. Datta, R. Drechsler. In-Memory SAT-Solver for Self-Verification of Programmable Memristive Architectures, In International Conference on VLSI Design (VLSID), pp. 384-389, DOI: 10.1109/VLSID60093.2024.00070, Kolkata, India, 2024
- 710.S. Lahiri, M. Kesh, R. Mandal, S. Bhattacharya, A. Bhattacharjee, D. Sinha, C. Bandyopadhyay, H. Rahaman, R. Drechsler, R. Wille. A Dynamic Programming Based Graph Traversal Approach for Efficient Implementation of Nearest Neighbor Architecture in 2D. In International Conference on VLSI Design (VLSID), pp. 306-311, DOI: 10.1109/VLSID60093.2024.00057, Kolkata, India, 2024
- 711.A. Kole, A. Deb, K. Datta, R. Drechsler. Dynamic Realization of Multiple Control Toffoli Gate, In Design, Automation and Test in Europe Conference (DATE), pp. 1-6, DOI: 10.23919/DATE58400.2024.10546695, Valencia, Spain, 2024

- 712.L. Weingarten, K. Datta, A. Kole, R. Drechsler. Complete and Efficient Verification for a RISC-V Processor using Formal Verification, In Design, Automation and Test in Europe Conference (DATE), pp. 1-6, DOI: 10.23919/DATE58400.2024.10546693, Valencia, Spain, 2024
- 713.M. Hassan, S. Ahmadi-Pour, K. Qayyum, C. Kumar Jha, R. Drechsler. LLM-guided Formal Verification Coupled with Mutation Testing, In Design, Automation and Test in Europe Conference (DATE), pp. 1-2, DOI: 10.23919/DATE58400.2024.1054672, Valencia, Spain, 2024
- 714.S. Parvin, C. Jha, F. Sill Torres, R. Drechsler. Hidden Cost of Circuit Design with RFETs, In Design, Automation and Test in Europe Conference (DATE), pp. 1-2, DOI: 10.23919/DATE58400.2024.10546855, Valencia, Spain, 2024
- 715.C. Dominik, R. Drechsler. Polynomial Formal Verification of Sequential Circuits, In Design, Automation and Test in Europe Conference (DATE), pp. 1-6, DOI: 10.23919/DATE58400.2024.1054677, Valencia, Spain, 2024
- 716.J. Zielasko, R. Krauss, M. Merten, R. Drechsler. Improving Virtual Prototype Driven Hardware Optimization by Merging Instruction Sequences, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 73-78, DOI: 10.1109/DDECS60919.2024.1050891, Kielce, Poland, 2024
- 717.M. Nadeem, C. Kumar Jha, R. Drechsler. Polynomial Formal Verification of Approximate Adders with Constant Cutwidth, In IEEE European Test Symposium (ETS), pp. 1-6, DOI: 10.1109/ETS61313.2024.10567242, The Hague, Netherlands, 2024
- 718.P. Habiby, F. Shirinzadeh, S. Huhn, R. Drechsler. A Multi-Objective Evolutionary Approach for Test Network Design, In IEEE European Test Symposium (ETS), pp. 1-4, DOI: 10.1109/ETS61313.2024.1056767, The Hague, Netherlands, 2024
- 719.M. Nadeem, R. Drechsler. Polynomial Formal Verification of Multi-Valued Logic Circuits within Constant Cutwidth Architectures, In IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp. 149-154, DOI: 10.1109/ISMVL60454.2024.00037, Brno, Czech Republic, 2024
- 720.K. Ç. Coşkun, M. Hassan, L. Hedrich, R. Drechsler. Efficient Equivalence Checking of Nonlinear Analog Circuits using Gradient Ascent, In Design Automation Conference (DAC), page 6, DOI: 10.1145/3649329.3658496, San Francisco, USA, 2024
- 721.K. Qayyum, M. Hassan, S. Ahmadi-Pour, C. Kumar Jha, R. Drechsler. Late Breaking Results: LLM-assisted Automated Incremental Proof Generation for Hardware Verification, In Design Automation Conference (DAC), page 2, DOI: 10.1145/3649329.3663498, San Francisco, USA, 2024
- 722.K. Qayyum, A. Kole, K. Datta, M. Hassan, R. Drechsler. Exploring the Potential of Decision Diagrams for Efficient In-Memory Design Verification, In Great Lakes Symposium on VLSI (GLSVLSI), pp. 502–506, DOI: 10.1145/3649476.3658766, Tempa Bay Area, Florida, USA, 2024
- 723.L. Hurwitz, K. Datta, A. Kole, R. Drechsler. Is Simulation the Only Alternative for Effective Verification of Dynamic Quantum Circuits?, In International Conference on Reversible Computation (RC), page 17, DOI: 10.1007/978-3-031-62076-8_13, Torun, Poland, 2024
- 724.C. Plump, D. C. Hoinkiss, J. Huber, B. J. Berger, M. Günther, C. Lüth, R. Drechsler. Finding the perfect MRI sequence for your patient --- Towards an optimisation workflow for MRI-sequences, In IEEE Congress on Evolutionary Computation (CEC) at IEEE WCCI 2024, pp. 1-9, DOI: 10.1109/CEC60901.2024.10612198 Yokohama, Japan, 2024
- 725.B. J. Berger, C. Plump, L. Paul, R. Drechsler. EvoAI — Codeless Domain-Optimisation, In GECCO Companion, pp. 1640–1648, DOI: 10.1145/3638530.3664154, Melbourne, Australia, 2024
- 726.K. Qayyum, M. Hassan, S. Ahmadi-Pour, C. Kumar Jha, R. Drechsler. From Bugs to Fixes: HDL Bug Identification and Patching using LLMs and RAG, In IEEE LLM-Aided Design (LAD), pp. 1-5, DOI: 10.1109/LAD62341.2024.10691874 San Jose, CA, USA, 2024
- 727.S. H. Imam, R. Drechsler. Let's Brainstorm: Personalized Chatbot Prototype as Creativity Partner in Idea Crowdsourcing Platforms, In Diginomics Summer Conference, Bremen, Germany, 2024

- 728.S. Singh, A. Bende, C. K. Jha, V. Rana, R. Drechsler, S. Patkar, F. Merchant. In-Memory Mirroring: Cloning Without Reading, In IFIP/IEEE International Conference on Very Large-Scale Integration (VLSI-SoC), DOI: 10.48550/arXiv.2407.02921, Tanger, Morocco, 2024
- 729.L. Mueller, R. Drechsler. SAT can Ensure Polynomial Bounds for the Verification of Circuits with Limited Cutwidth, In Euromicro Conference Series on Digital System Design (DSD), pp. 57-64, DOI: 10.1109/DSD64264.2024.00017, Paris, France, 2024
- 730.A. Kole, K. Datta, R. Drechsler. Exploring the Potential of Dynamic Quantum Circuit for Improving Device Scalability, In IEEE International System-on-Chip Conference (SOCC), pp. 1-5, DOI: 10.1109/SOCC62300.2024.10737830, Dresden, Germany, 2024
- 731.M. R. H. Iman, S. Ahmadi-Pour, R. Drechsler, T. Ghasempouri. Processor Vulnerability Detection with the Aid of Assertions: RISC-V Case Study, In IEEE Nordic Circuits and Systems Conference (NorCAS 2024), pp. 1-7, DOI: 10.1109/NorCAS64408.2024.10752460, Lund, Sweden, 2024
- 732.K. Qayyum, S. Ahmadi-Pour, C. Kumar Jha, M. Hassan, R. Drechsler. LLMs for Hardware Verification: Frameworks, Techniques, and Future Directions, In IEEE Asian Test Symposium (ATS), pp. 1-6, DOI: 10.1109/ATS64447.2024.10915476, Ahmedabad, India, 2024
- 733.F. Shirinzadeh, K. Datta, S. Shirinzadeh, A. Kole, R. Drechsler. Towards Formal Verification for MAC-based In-Memory Computing, In IEEE Asian Test Symposium (ATS), pp. 1-6, DOI: 10.1109/ATS64447.2024.10915429, Ahmedabad, India, 2024
- 734.D. N. Yadav, P. L. Thangkhiew, F. Lachhandama, K. Datta, R. Drechsler, Indranil Sengupta. Improving Self-Fault-Tolerance Capability of Memristor Crossbar Using a Weight-Sharing Approach, In IEEE Asian Test Symposium (ATS), pp. 1-6, DOI: 10.1109/ATS64447.2024.10915508, Ahmedabad, India, 2024
- 735.R. Qiu, G. L. Zhang, R. Drechsler, U. Schlichtmann, B. Li. AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design, In ACM/IEEE International Symposium on Machine Learning for CAD (MLCAD), page 10, DOI: 10.1145/3670474.3685956, Snowbird, Utah, 2024
- 736.L. Weingarten, K. Datta, R. Drechsler. Towards Polynomial Formal Verification of Neuromorphic Architectures, In International Conference on Intelligent Systems and Embedded Design (ISED), pp. 1-6, DOI: 10.1109/ISED63599.2024.10957015, Rourkela, India, 2024
- 737.R. Krauss, J. Zielasko, R. Drechsler. FrEDDY: Modular and Efficient Framework to Engineer Decision Diagrams Yourself, In Design, Automation and Test in Europe Conference (DATE), pp. 1-2, doi: 10.23919/DATE64628.2025.10992829, Lyon, France, 2025
- 738.S. Tempel, T. Brandt, C. Lüth, C. Dietrich, R. Drechsler. Accurate and Extensible Symbolic Execution of Binary Code based on Formal ISA Semantics, In Design, Automation and Test in Europe Conference (DATE), pp. 1-7, DOI: 10.23919/DATE64628.2025.10993257, Lyon, France, 2025
- 739.R. Qiu, G. Li Zhang, R. Drechsler, U. Schlichtmann, B. Li. CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design, In Design, Automation and Test in Europe Conference (DATE), DOI: 10.48550/arXiv.2411.08510, Lyon, France, 2025
- 740.M. Nadeem, C. Ku. Jha, R. Drechsler. Polynomial Formal Verification of Sequential Circuits using Weighted-AIGs, In Design, Automation and Test in Europe Conference (DATE), pp. 1-7, DOI: 10.23919/DATE64628.2025.10992799, Lyon, France, 2025
- 741.L. Weingarten, K. Datta, R. Drechsler. Late Breaking Results: Towards Efficient Formal Verification of Dot Product, In Design, Automation and Test in Europe Conference (DATE), pp. 1-2, DOI: 10.23919/DATE64628.2025.10992946, Lyon, France, 2025
- 742.S. Parvin, C. K. Jha, F. S. Torres, R. Drechsler. True-PolyTronik: Securing Circuits Against Laser Logic State Imaging Attack Using RFET, In International Conference on VLSI Design, Bangalore, pp. 37-42, DOI: 10.1109/VLSID64188.2025.00020, India, 2025
- 743.C. K. Jha, K. Qayyum, M. Hassan, R. Drechsler. FARAD: Automated Formal Verification of Approximate Restoring Array Dividers, In International Conference on VLSI Design, pp. 43-48, DOI: 10.1109/VLSID64188.2025.00021, Bangalore, India, 2025

- 744.S. Nabipour, K. Datta, L. Weingarten, A. Kole, R. Drechsler. Multi-Input MAGIC Synthesis and Verification for In-Memory Computing Design, In IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp. 178-183, DOI: 10.1109/ISMVL64713.2025.00041, Montreal, Quebec, Canada, 2025
- 745.A. Maidl, A. Kole, K. Datta, J. Stoppe, R. Drechsler. Towards an Automated Debugging Approach for Fault Identification in Quantum Circuits, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 19-24, DOI: 10.1109/DDECS63720.2025.11006682, Lyon, France, 2025
- 746.T. Schnittka, C. Kumar Jha, S. Ahmadi-Pour, R. Drechsler. RIVER: Sneak Path Aware READ-based In-Memory Computing for 1T1M Memristive Crossbars, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 31-36, DOI: 10.1109/DDECS63720.2025.11006811, Lyon, France, 2025
- 747.K. A. Rudkowski, S. Ahmadi-Pour, R. Drechsler. CrossSym: Cross-Level Verification of SystemC Peripherals using Symbolic Execution, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 153-156, DOI: 10.1109/DDECS63720.2025.11006790, Lyon, France, 2025
- 748.W. Zhang, M. Hassan, R. Drechsler. LLM-assisted Performance Estimation of Embedded Software on RISC-V Processors, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 7-12, DOI: 10.1109/DDECS63720.2025.11006767, Lyon, France, 2025
- 749.K. Ç. Coşkun, C. Kumar Jha, M. Hassan, R. Drechsler. Formal Verification of Error Bounds for Resistive-Switching-based Multilevel Matrix-Vector Multipliers, In International Symposium on Quality Electronic Design (ISQED'25), pp. 1-8, doi: 10.1109/ISQED65160.2025.11014428, San Francisco, USA, 2025
- 750.N. Fuchs, L. Steinmann, R. Drechsler. Daten als Brücke: Interdisziplinäre Zusammenarbeit zwischen Digital Humanities und Data Science im Projekt DataNord, In Digital Humanities im deutschsprachigen Raum (DHd2025), DOI: 10.5281/zenodo.14944555, 2025
- 751.L. Steinmann, T. Hörner, U. Bohnebeck, R. Drechsler, F. O. Glöckner, I. Pigeot. DataNord: Datenkompetenzen fördern – Bremens Forschung stärken, In E-Science-Tage 2025, Heidelberg, Germany, 2025
- 752.A. Nolte, L. Steinmann, R. Drechsler. Open Resources for Geoscience Data Science Training: Insights from the Data Competence Center "DataNord", In GU General Assembly, DOI: 10.5194/egusphere-egu25-11877, Vienna, Austria & Online, 2025
- 753.S. de Vogel, L. Steinmann, R. Drechsler. Empowering Data Literacy for Survey Researchers: Insights from the Interdisciplinary Help-Desk of the Data Competence Center, In European Survey Research Association (ESRA) conference, Utrecht, Netherlands, 2025
- 754.R. Drechsler. Preserving and Improving Verifiability of Circuits Based on Local Transformations, In IEEE Latin-American Test Symposium (LATS), pp. 1-2, doi: 10.1109/LATS65346.2025.10963945, San Andrés Island, Colombia, 2025
- 755.C. K. Jha, M. Hassan, K. Qayyum, S. Ahmadi-Pour, K. Xu, R. Qiu, J. Blocklove, L. Collini, A. Nakkab, U. Schlichtmann, G. Li Zhang, R. Karri, B. Li, S. Garg, R. Drechsler. Large Language Models (LLMs) for Verification, Testing, and Design, In IEEE European Test Symposium (ETS), pp. 1-10, DOI: 10.1109/ETS63895.2025.11049311, Tallinn, ESTONIA, 2025
- 756.F. Shirinzadeh, A. Kole, K. Datta, S. Shirinzadeh, R. Drechsler. A Comprehensive Synthesis and Verification Approach for RRAM-Based Neuromorphic Computing, In Euromicro Conference Series on Digital System Design (DSD), pp. 531-538, DOI: 10.1109/DSD67783.2025.00079, Salerno, Italy, 2025
- 757.J. Kleinekathöfer, R. Drechsler. Automatic Polynomial Formal Verification of a Floating Point Multiplier, In Euromicro Conference Series on Digital System Design (DSD), pp. 600-607, DOI: 10.1109/DSD67783.2025.00088, Salerno, Italy, 2025
- 758.M. Schnieber, R. Drechsler. Synthesis for Testability: Polynomial Test Pattern Generation for KFDD Circuits, In Euromicro Conference Series on Digital System Design (DSD), pp. 50-57, DOI: 10.1109/DSD67783.2025.00019, Salerno, Italy, 2025

- 759.M. Hassan, M. Nadeem, K. Qayyum, C. Kumar Jha, R. Drechsler. Prompt. Verify. Repeat. LLMs in the Hardware Verification Cycle, In IEEE COINS 2025, pp. 1-6, DOI: 10.1109/COINS65080.2025.11125767, Wisconsin, USA, 2025
- 760.C. K. Jha, S. K. Jha, U. Schlichtmann, R. Drechsler. Formal Verification Techniques and Reliability Methods for RRAM-based Computing-in-Memory, In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-8, DOI: 10.1109/DFT66274.2025.11257470, Barcelona, Spain, 2025
- 761.M. R. H. Iman, R. Drechsler, C. K. Jha, A. Azarpeyvand, T. Ghasempouri, S. Imtiaz, J. Raik, S. Germiniani, D. Nicoletti, G. Pravadelli, G. D. Natale. Application of Functional Verification Techniques in Hardware Trust, In IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1-8, DOI: 10.1109/DFT66274.2025.11257462, Barcelona, Spain, 2025
- 762.L. Weingarten, K. Datta and R. Drechsler. ForMAT: Formal Verification of Scalable Multiply and Accumulate Units, In Forum on specification & Design Languages (FDL), pp. 1-7, DOI: 10.1109/FDL68117.2025.1116539, St. Goar, Germany, 2025
- 763.R. Krauss, L. Müller, M. Marach and R. Drechsler. BDD Meets SAT: Binary Hybrid Diagrams for Efficient Generation of Multiple Solutions, In Forum on specification & Design Languages (FDL), pp. 1-10, DOI: 10.1109/FDL68117.2025.11165268, St. Goar, Germany, 2025
- 764.D. Ravibabu, S. Ahmadi-Pour, M. Hassan, A. Kole, C. K. Jha, R. Drechsler. System-Level Design Space Exploration for Matrix Multiplication using Compute-In-Memory Unit, In Forum on specification & Design Languages (FDL), pp. 1-9, DOI: 10.1109/FDL68117.2025.11165402, St. Goar, Germany, 2025
- 765.L. Weingarten, K. Datta, R. Drechsler. Transformation-Aided Verification of MAC Designs using Symbolic Computer Algebra, In Design and Verification Conference & Exhibition Europe (DVCon Europe), Munich, Germany, 2025
- 766.K. Datta, L. Weingarten, J. Larrucea, A. Kole, R. Drechsler. An Overview of Electronic Structure Problem using Quantum Computing in the NISQ Era, In International Conference on Frontiers in Computing and Systems (COMSYS), Warsaw, Poland, 2025
- 767.R. Drechsler, C. Plump, B. J. Berger. Explanation in Bio-inspired Computing: Towards Understanding of AI Systems, In International Conference on Artificial Intelligence for Computing, Astronomy, and Renewable Energy (AICARE), Online, 2025
- 768.C. K. Jha, A. Bende, X. Qian, S. Singh, W. Qian, V. Rana, F. Merchant, R. Drechsler. Devices, Synthesis, Circuits, and Verification for Resistive RAM-Based Digital Computing-in-Memory Conference, In International Conference on Intelligent Computing and Systems at the Edge (ICEdge), IISc Bangalore, India, 2025
- 769.L. Weingarten, K. Datta, A. Kole, R. Drechsler. Towards Proofs for SCA-based Efficient Formal Verification of Complex Arithmetic Circuits, In International Conference on Design, Test & Technology of Integrated Systems (DTTIS), Athens, Greece, 2025
- 770.L. Weingarten, K. Datta, A. Kole, M. Ambalapat, S. Nabipour, I. S. Gupta, R. Drechsler. A Complete Synthesis and Verification Approach for MAGIC Based In-Memory Computing, In International Conference on Design, Test & Technology of Integrated Systems (DTTIS), Athens, Greece, 2025
- 771.S. Nabipour, K. Datta, A. Kole, S. Shirinzadeh, R. Drechsler. Fast and Scalable MAGIC-Based Wallace Tree Multiplier for In-Memory Computing, In IEEE Cross-disciplinary Conference on Memory-Centric Computing (CCMCC), Dresden, Germany, 2025
- 772.S. Nabipour, F. Shirinzadeh, A. Kole, S. Shirinzadeh, R. Drechsler. Performance Evaluation of MAGIC-ReRAM Arithmetic Circuits for Low-Latency In-Memory Computing. In IEEE Nordic Circuits and Systems Conference (NorCAS), Riga, Latvia, 2025
- 773.F. Shirinzadeh, A. Kole, K. Datta, S. Shirinzadeh, R. Drechsler. Fault-Tolerant Character Recognition in Neuromorphic Systems Using RRAM Crossbar Arrays, In IEEE Nordic Circuits and Systems Conference (NorCAS), Riga, Latvia, 2025

- 774.F. Shirinzadeh, S. Nabipour, K. Datta, C. Kumar Jha, S.h Shirinzadeh, R. Drechsler. MAC-based Mapping of Adder Architectures to RRAM Crossbars, In International Conference on Emerging Electronics (ICEE), Bengaluru, India, 2025
- 775.M. Nadeem, C. K. Jha, R. Drechsler. PolyEMAC: Polynomial Error Metrics Analysis in Approximate Computing, In International Conference on VLSI Design, Pune, India, 2026
- 776.C. K. Jha, S. Ahmadi-Pour, S. Parvin, R. Drechsler. DIVIAC: Library of Input Data Aware Approximate Dividers with Partial Exact Minimization, In International Conference on VLSI Design, Pune, India, 2026
- 777.J. Zielasko, R. Drechsler. Identifying Hardware Optimizations for Neural Network Inference using Virtual Prototypes, In Design, Automation and Test in Europe Conference (DATE), Verona, Italy, 2026
- 778.A. Bernasconi, V. Ciriani, G. Cuciniello, C. Dominik, R. Drechsler. Polynomial Verification of 2-Affine Spaces, In Design, Automation and Test in Europe Conference (DATE), Verona, Italy, 2026
- 779.D. Stein, S. Huang, R. Drechsler, B. Li, G. Li Zhang. Late Breaking Results: Conversion of Neural Networks into Logic Flows for Edge Computing, In Design, Automation and Test in Europe Conference (DATE), Verona, Italy, 2026cutwidth decom
- 780.M. Nadeem, C. Kumar Jha, R. Drechsler. Late Breaking Results: PolyRAD - Polynomial Formal Verification of Restoring Array Dividers, Design, Automation and Test in Europe Conference (DATE), Verona, Italy, 2026
- 781.J. Kleinekathöfer, L. Ove Weingarten, K. Datta, R. Drechsler. Late Breaking Results: Efficient Formal Verification of Highly Optimized MAC Units, In Design, Automation and Test in Europe Conference (DATE), Verona, Italy, 2026
- 782.N. Fuchs, A. Nolte, L. Steinmann, R. Drechsler. Vom Audio zum Text: Automatisierte Transkriptionen mit Whisper, In DHd 2026, Wien, Österreich, 2026
- 783.L. Müller, M. Nadeem, R. Drechsler. Cutwidth Decomposition on Circuit-AIGs: Taming Verification Complexity of Arithmetic Circuits, In International Symposium on Quality of Electronic Design (ISQED), San Francisco, USA, 2026
- 784.M. Schnieber, R. Drechsler. Path Delay Fault Testable KFDD Circuits with Polynomial Test Pattern Generation, In IEEE European Test Symposium (ETS), Chania, Greece, 2026
- 785.R. Drechsler. LLM-based Generation of High-Level Benchmarks for MVL Designs, In IEEE International Symposium on Multiple-Valued Logic (ISMVL), Sendai, Miyagi, Japan, 2026
- 786.L. Müller, K. Qayyum, N. Hugo, M. Hassan, R. Drechsler. Automation of Polynomial Formal Verification using Large Language Models, In IEEE VLSI Test Symposium (VTS), Napa, CA, USA, 2026
- 787.S. Das, S. Deb, K. Qayyum, S. Ahmadi-Pour, C. Lüth, R. Drechsler. Security-Aware Benchmarks for Performance Exploration of CHERI-Enabled Architectures, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Bratislava, Slovakia, 2026
- 788.F. Shirinzadeh, A. Kole, K. Datta, S. Shirinzadeh, R. Drechsler. Fan-In Aware Graph-Based Optimization for MAC-Based In-Memory Computing, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Bratislava, Slovakia, 2026
- 789.S. Nabipour, C. K. Jha, S. Shirinzadeh, R. Drechsler. Approximated MAGIC-ReRAM Adder Circuits for Low-Latency In-Memory Computing, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Bratislava, Slovakia, 2026
- 790.A. Kole, T. Schnittka, R. Drechsler. Measurement-Driven Adaptive Low-Overhead Implementation of Multi-Controlled Toffoli Gates, In International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Bratislava, Slovakia, 2026
- 791.E. N. D. Coskun, K. C. Coskun, C. Lüth, D. Hutter. Lyapunov-Based Certified Region-of-Attraction Estimation for Constrained LQR-Controlled Systems, In IEEE Dallas Circuits and Systems Conference (DCAS), Dallas, Texas, USA, 2026
- 792.J. Rust, S. Autexier, R. Drechsler. Simulation-based Hardware Exploration for Shapley Value Calculations, In International Conference on Informatics, Management, and Technology in Healthcare (ICIMTH), Athens, Greece, 2026

793.A. Kole, J. M. Raju, K. Dutta, R. Drechsler. Variational Manifold Engineering in Quantum Chemistry: Structural Challenges in Ansatz Design, In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Kolkata, India, 2026

(i) Workshops, Technische Berichte, etc./Workshops, Technical Reports

1. R. Drechsler, B. Becker, P. Molitor. A Performance Oriented Generator for Robust Path-Delay-Fault Testable Adders, In GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen", Bad Kissingen, Germany, 1992
2. R. Drechsler, B. Becker. Rapid Prototyping of Robust Path-Delay-Fault Testable Circuits Derived from Binary Decision Diagrams, Technical Report 17/92, University of Saarland, Saarbrücken, Saarland, 1992
3. B. Becker, R. Drechsler, H. Hengster, R. Krieger, R. Sinkovic. Binary Decision Diagrams and Testing, In GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen", Holzgau, Germany, 1993
4. B. Becker, R. Drechsler. On the Computational Power of Functional Decision Diagrams (Abstract), In Workshop über Komplexitätstheorie, Datenstrukturen und effiziente Algorithmen, Berlin, Germany, 1993
5. B. Becker, R. Drechsler, M. Theobald. On the Implementation of a Package for Efficient Representation and Manipulation of Functional Decision Diagrams, In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 162-169, Hamburg, Germany, 1993
6. R. Drechsler, B. Becker. Rapid Prototyping of Fully Testable Multi-Level AND/EXOR Networks, In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 126-133, Hamburg, Germany, 1993
7. B. Becker, R. Drechsler, H. Hengster. Local Circuit Transformations Preserving Robust Path- Delay-Fault Testability, Technical Report 1/93, J. W. Goethe-University, Frankfurt, Germany, 1993
8. B. Becker, R. Drechsler. On the Computational Power of Functional Decision Diagrams, Technical Report 5/93, J. W. Goethe-University, Frankfurt, Germany, 1993
9. B. Becker, R. Drechsler, C. Meinel. On the Testability of Circuits Derived from Binary Decision Diagrams, Technical Report 9/93, J. W. Goethe-University, Frankfurt, Germany, 1993
10. B. Becker, R. Drechsler. Testability of Circuits Derived from Functional Decision Diagrams, Technical Report 13/93, J. W. Goethe-University, Frankfurt, Germany, 1993
11. R. Drechsler, A. Sarabi, M. Theobald, B. Becker, M.A. Perkowski. Ordered Kronecker Functional Decision Diagrams: An Efficient Tool for Synthesis and Verification, In GI/ITG Workshop "Anwendung formaler Methoden im Systementwurf", Frankfurt, Germany, 1994
12. B. Becker, R. Drechsler, M. Theobald. On Variable Ordering of Ordered Functional Decision Diagrams, In GI/GME/ITG-Fachtagung "Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme", pp. 62-71, Oberwiesenthal, Germany, 1994
13. B. Becker, R. Drechsler. Synthesis for Testability: Circuits Derived from Ordered Kronecker Functional Decision Diagrams (Poster), In First International Test Synthesis Workshop (ITSW), Santa Barbara, USA, 1994
14. R. Drechsler, A. Sarabi, M. Theobald, B. Becker, M.A. Perkowski. On the Computational Power of Ordered Kronecker Functional Decision Diagrams, In Boolesche Probleme Workshop, Freiberg, Germany, 1994
15. B. Becker, R. Drechsler, M. Theobald. Minimization of 2-level AND/XOR Expressions using Ordered Kronecker Functional Decision Diagrams, Technical Report 3/94, J. W. Goethe-University, Frankfurt, Germany, 1994
16. B. Becker, R. Drechsler. Synthesis for Testability: Circuits Derived from Ordered Kronecker Functional Decision Diagrams, Technical Report 14/94, J. W. Goethe-University, Frankfurt, Germany, 1994
17. R. Drechsler, B. Becker, A. Jahnke. On Variable Ordering and Decomposition Type Choice in OKFDDs, In GI/ITG Workshop "Anwendung formaler Methoden beim Entwurf von Hardwaresystemen", pp. 98-107, Passau, Germany, 1995
18. R. Drechsler, B. Becker, N. Göckel. A Genetic Algorithms for Variable Ordering of OBDDs (Poster), In International Workshop on Logic Synthesis (IWLS), pp. 5.55-5.64, Lake Tahoe, USA, 1995

19. B. Becker, R. Drechsler, M. Theobald. OKFDDs versus OBDDs and OFDDs, In International Workshop on Logic Synthesis (IWLS), pp. 8.21-8.30, Lake Tahoe, USA, 1995
20. R. Drechsler, B. Becker. Learning Heuristics by Genetic Algorithms, In 3. GI-Workshop "Fuzzy-Neuro-Systeme '95", pp. 65-72, Darmstadt, Germany, 1995
21. H. Hengster, R. Drechsler, S. Eckrich, T. Pfeiffer, B. Becker. AND/OR/EXOR based Synthesis of KFDD Circuits with Small Depth, In GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen", pp. 68-72, Otzenhausen, Germany, 1996
22. B. Becker, R. Drechsler, R. Enders. On the Computational Power of Bit-Level and Word-Level Decision Diagrams (Extended Abstract), In GI/ITG Workshop "Anwendung formaler Methoden beim Entwurf von Hardwaresystemen", pp. 71-80, Kreischa, Germany, 1996
23. R. Drechsler, A. Hett, B. Becker. A Note on Symbolic Simulation using Decision Diagrams, In Workshop on Post-Binary Ultra-Large Scale Integration, pp. 28-31, Santiago de Compostela, Spain, 1996
24. R. Drechsler, N. Göckel. A Genetic Algorithm for Data Sequencing, In Online Workshop on Evolutionary Computation (WEC), pp. 69-72, Nagoya, Japan, 1996.
25. R. Drechsler, H. Hengster, H. Schäfer, B. Becker. Testability of AND/EXOR Expressions, In IEEE European Test Workshop (ETW), Montpellier, France, 1996.
26. R. Drechsler, H. Esbensen, B. Becker. Genetic Algorithms in Computer Aided Design of Integrated Circuits, In 1st Online Workshop on Soft Computing (WSC), Nagoya, Japan, 1996.
27. N. Göckel, R. Drechsler, B. Becker. Learning Heuristics for OKFDD Minimization by Evolutionary Algorithms, In GI-Workshop "Fuzzy-Neuro-Systeme", pp. 60-67, Paderborn, Germany, 1997
28. N. Göckel, M. Keim, R. Drechsler, B. Becker. A Genetic Algorithm for Sequential Circuit Test Generation based on Symbolic Fault Simulation, In GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen", pp. 69-72, Bremen, Germany, 1997
29. C. Scholl, R. Drechsler, B. Becker. Functional Simulation using Binary Decision Diagrams, In GI/ITG Workshop "Anwendung formaler Methoden beim Entwurf von Hardwaresystemen", pp. 77-86, Linz, Austria, 1997
30. R. Drechsler, N. Göckel. Minimization of BDDs by Evolutionary Algorithms, In International Workshop on Logic Synthesis (IWLS), Lake Tahoe, USA, 1997
31. R. Drechsler. Secure Implementation of Decision Diagrams (Poster), In International Workshop on Logic Synthesis (IWLS), Lake Tahoe, USA, 1997
32. C. Scholl, R. Drechsler, B. Becker. Functional Simulation using Binary Decision Diagrams (Poster), In International Workshop on Logic Synthesis (IWLS), Lake Tahoe, USA, 1997
33. N. Göckel, R. Drechsler, B. Becker. Learning Heuristics by Evolutionary Algorithms with Variable Size Representation, In ICGA Workshop on Evolutionary Computation with Variable Size Representation, East Lansing, USA; 1997
34. S. Höreth, R. Drechsler. Compilation of Fast Manipulation Algorithms for K^* BMDs, In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 187-196, Oxford, England, 1997
35. M. Perkowski, L. Jozwiak, R. Drechsler. A Canonical AND/EXOR Form That Includes Both The Generalized Reed-Muller Forms and Kronecker Reed-Muller Forms, In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 219-233, Oxford, England, 1997
36. M. Perkowski, L. Jozwiak, R. Drechsler. Hierarchy of Generalized Kronecker Trees, Forms, and Descision Diagrams, In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 115-132, Oxford, England, 1997
37. A. Hett, R. Drechsler, B. Becker. Reordering Based Synthesis, In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 13-22, Oxford, England, 1997
38. Y. Ye, K. Roy, R. Drechsler. Low Power Aspects of EXOR based Circuit Design, In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 75-84, Oxford, 1997
39. J.L. Imaña, R. Drechsler, B. Becker. A Hybrid Approach to Combine Deterministic and Probabilistic Verification, Technical Report 94, University of Freiburg, Germany, 1997
40. M. Keim, N. Drechsler, R. Drechsler, B. Becker. Combining GAs and Symbolic Methods for High Quality Tests of Sequential Circuits (Poster), In IEEE European Test Workshop (ETW), pp. 141-142, Barcelona, Spain, 1998.
41. R. Drechsler, W. Günther. Exact Circuit Synthesis (Poster) In International Workshop on Logic Synthesis (IWLS), Lake Tahoe, USA, 1998

42. N. Drechsler, W. Günther, R. Drechsler. Efficient Graph Coloring by Evolutionary Algorithms In International Workshop on Logic Synthesis (IWLS), Lake Tahoe, USA, 1998
43. R. Drechsler, A. Žužek. Error Diagnosis in Sequential Multi-Valued Logic Networks, In Workshop on Design, Test and Applications (WDTA), pp. 133-136, Dubrovnik, Croatia, 1998
44. W. Günther, R. Drechsler. BDD Minimization by Linear Transformations, In International Workshop on Boolean Problems, pp. 73-81, Freiberg, Germany, 1998
45. M.A. Thornton, J.P. Williams, R. Drechsler, N. Drechsler. A Probability Based SBDD Variable Reordering Technique, Technical Report CSEG 98-09-001, Dept. of Computer Systems Engineering, University of Arkansas, Fayetteville, Arkansas, USA, 1998
46. R. Drechsler, M. Herbstritt, B. Becker. Grouping Heuristics for Word-Level Decision Diagrams, In GI/ITG Workshop "Anwendung formaler Methoden beim Entwurf von Hardwaresystemen", pp. 41-50, Braunschweig, Germany, 1999
47. R. Drechsler, B. Becker. Probabilistic IP Verification, In IEEE International Workshop of Testing Embedded Core-based System-Chips, pp. P1.1-P1.5, Dana Point, USA, 1999
48. W. Günther, R. Drechsler. ACTION: Combining Technology Mapping and Logic Synthesis for MUX based FPGAs, In GI/GMM/ITG Fachtagung Entwurf Integrierter Schaltungen (E.I.S.-Workshop), pp. 125-132, Darmstadt, Germany, 1999
49. R. Drechsler, W. Günther. Event-Driven Dynamic Minimization during BDD Construction (Poster), In GI/GMM/ITG Fachtagung Entwurf Integrierter Schaltungen (E.I.S.-Workshop), pp. 159-164, Darmstadt, Germany, 1999
50. M.A. Thornton, R. Drechsler, W. Günther. Probabilistic Equivalence Checking Using Partial Haar Spectral Diagrams, In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 123-132, Victoria, Canada, 1999
51. P. Lindgren, R. Drechsler, B. Becker. Synthesis of Pseudo Kronecker Lattice Diagrams, In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 197-203, Victoria, Canada, 1999
52. W. Günther, N. Drechsler, R. Drechsler, B. Becker. Verification of Designs Containing Black Boxes, In GI/ITG Workshop "Anwendung formaler Methoden beim Entwurf von Hardwaresystemen", Frankfurt, Germany, 2000
53. R. Drechsler, W. Günther, B. Becker. Testability of Circuits Derived from Lattice Diagrams, In IEEE Latin-American Test Workshop, pp. 77-81, Rio de Janeiro, Brazil, 2000
54. W. Günther, R. Drechsler, S. Höreth. Efficient Dynamic Minimization of Word-Level DDs based on Lower Bound Computation, In International Workshop on Logic Synthesis (IWLS), pp. 383-388, DOI: 10.1109/ICCD.2000.878312, Dana Point, USA, 2000
55. W. Günther, R. Drechsler. ACTION: Combining Logic Synthesis and Technology Mapping for MUX based FPGAs, In International Workshop on Logic Synthesis (IWLS), pp. 1321-1334, DOI: 10.1016/S1383-7621(00)00027-8, Dana Point, USA, 2000
56. T. Schubert, E. Mackensen, N. Drechsler, R. Drechsler, B. Becker. Specialized Hardware for Implementation of Evolutionary Algorithms, In International Workshop on Boolean Problems, page 369, Freiberg, Germany, 2000
57. R. Drechsler. GateComp: Equivalence Checking in CVE, In GI/ITG/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen", pp. 109-110, Meißen, Germany, 2001
58. A. Žužek, R. Drechsler, F. Novak. AND/OR Graphs for Design Automation Problems and Testing, In International Workshop on Post-Binary ULSI Systems, pp. 37-40, Warsaw, Poland, 2001
59. D. Janković, R. Stanković, R. Drechsler. Cube Tabular Techniques for Calculation of Fixed Polarity Reed-Muller Expressions and Applications, Proceedings of Workshop on Computational Intelligence and Computational Technologies, pp. 81-88, Nis, Serbia, 2001
60. P. Lindgren, M. Kerttu, R. Drechsler. Layout Driven Synthesis of Lattice Circuits, In Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 159-164, Starkville, USA, 2001
61. M. Thornton, D.M. Miller, R. Drechsler. Transformations amongst the Walsh, Haar, Arithmetic and Reed-Muller Spectral Domains, In Workshop on Applications of the Reed-Muller Expansion in Circuit Design (Reed-Muller), pp. 215-225, Starkville, USA, 2001
62. J. Bormann, R. Drechsler, J. Green, P. Kainzmaier, U. Mohaupt, A. Stoll. Ergebnisse der Verwendung des CVE-Tools "GateProp" im Projekt SX80, Interner Bericht, Siemens, München, Germany, 2001

63. R. Drechsler. Educational Software for Computer Engineering: A Case Study of an Interactive BDD Tool, IEEE Computer Society Learning Technology Task Force (LTF), Learning Technology, online newsletter, Volume 3, Issue 3, July 2001
64. K. Englert, R. Drechsler, B. Becker. Verification of HDLs using Symbolic Set Representation (Poster), In GI/ITG/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen", pp. 113-122, Tübingen, Germany, 2002
65. R. Drechsler, J. Römmeler. Implementation and Visualization of a BDD Package in JAVA, In GI/ITG/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen", pp. 219-228, Tübingen, Germany, 2002
66. R. Drechsler. JADE: Implementation and Visualization of a BDD Package in JAVA, In Proceedings of IEEE Design, Automation and Test in Europe (DATE) - Designer's Forum, page 259, Paris, France 2002
67. R. Drechsler, M. Kerttu, P. Lindgren, M. Thornton. Low Power Optimization Techniques for BDD Mapped Circuits Using Temporal Correlation, In Proceedings of International Workshop on System-on-Chip for Real-Time Applications, Banff, Canada, 2002
68. M. Kerttu, P. Lindgren, R. Drechsler, M. Thornton. Low Power Optimization Technique for BDD Mapped Finite State Machines, In International Workshop on Logic Synthesis (IWLS), New Orleans, USA, 2002
69. G. Fey, R. Drechsler. Minimizing the Number of Paths in BDDs, In International Workshop on Boolean Problems, pp. 149-156, Freiberg, Germany, 2002
70. R. Drechsler, S. Höreth. Gatecomp: Equivalence Checking of Digital Circuits in an Industrial Environment, In International Workshop on Boolean Problems, pp. 195-200, Freiberg, Germany 2002
71. R. Drechsler. Complete BDDs for Fast and Efficient Equivalence Checking, In Workshop on Computational Intelligence and Information Technologies, in Proc. of International Scientific Conference on Information, Communication and Energy Systems and Technologies (ICEST), pp. 741-744, Nis, Serbia, 2002
72. K.-J. Englert, B. Becker, R. Drechsler. Symbolic Simulation of Algorithms Specified in HDL, In GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 113 – 122, Tübingen, Germany, 2002
73. D. Große, R. Drechsler. Formale Verifikation von LTL-Formeln für SystemC-Beschreibungen, In GI/ITG/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen", pp. 229-238, Bremen, Germany, 2003
74. R. Drechsler, N. Drechsler. GAME-HDL: Implementation of Evolutionary Algorithms using Hardware Description Languages, In 5th European Workshop on Evolutionary Computation in Image Analysis and Signal Processing (EvoIASP), LNCS 2611, pp. 378-387, Colchester, England, 2003
75. G. Fey, R. Drechsler. A Hybrid Approach Combining Symbolic and Structural Techniques for Disjoint SOP Minimization, In Proceedings of Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI), pp. 54-60, Hiroshima, Japan, 2003
76. R. Drechsler. MuTaTe: An Efficient Design for Testability Technique for Multiplexor based Circuits, In ITG/GMM/GI Workshop Test methods and Reliability of Circuits and Systems, Timmendorfer Strand, Germany, 2003
77. G. Fey, J. Shi, R. Drechsler. BDD Circuit Optimization for Path Delay Fault-Testability, In ITG/GMM/GI Workshop Test methods and Reliability of Circuits and Systems, Timmendorfer Strand, Germany, 2003
78. R. Drechsler. Synthesizing Checkers for On-line Verification of System-on-Chip Designs, In GI/GMM/ITG Fachtagung Entwurf Integrierter Schaltungen (E.I.S.-Workshop), page 69, Erlangen, Germany, 2003
79. J. Shi, G. Fey, R. Drechsler. BDD based Synthesis of Symmetric Functions with Full Path-Delay Fault Testability (Poster), In IEEE European Test Workshop (ETW), pp. 109-110, Maastricht, Netherlands, 2003
80. D. Große, R. Drechsler. BDD-Based Verification of Scalable Designs, In IEEE International High Level Design Validation and Test Workshop (HLDVT), pp. 123-128, San Francisco, USA, 2003
81. J. Shi, G. Fey, R. Drechsler. Random Pattern Testability of Circuits Derived from BDDs, In IEEE Workshop on RTL and High Level Testing (WRTL), pp. 70-78, Xi'an, 2003
82. G. Fey, R. Drechsler, M. Ali. An Approach to Formal Verification of Reconfigurable Systems, In 1st IFIP WG 10.5 Workshop on Frontiers in Automotive Electronics, Darmstadt, Germany, 2003
83. R. Drechsler, W. Günther, B. Stubert. Efficient (Non-)Reachability Analysis of Counterexamples, In GI/ITG/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen", pp. 250-259, Kaiserslautern, Germany, 2004

84. R. Ebdendt, R. Drechsler. A Tight Lower Bound for Dynamic BDD Reordering exact, In GI/ITG/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen", pp. 233-242, Kaiserslautern, Germany, 2004
85. R. Drechsler. Using Synthesis Techniques in SAT Solvers (Poster), In GI/ITG/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen", pp. 165-173, Kaiserslautern, Germany, 2004
86. N. Drechsler, M. Hilgemeier, G. Fey, R. Drechsler. Disjoint Sum of Product Minimization by Evolutionary Algorithms, In 1st European Workshop on Hardware Optimisation Techniques (EvoHOT), LNCS 3005, pp. 198-207, Coimbra, Portugal, 2004
87. G. Fey, R. Drechsler. Visualization of Diagnosis Results for Design Debugging, In International Workshop on Post-Binary ULSI Systems, pp. 1-2, Toronto, Canada, 2004
88. R. Drechsler. Towards Formal Verification on the System Level, In IEEE International Workshop on Rapid System Prototyping, pp. 2-5, Geneva, Switzerland, 2004
89. J. Shi, G. Fey, R. Drechsler. Experimental Studies on Test Pattern Generation for BDD Circuits, In International Workshop on Boolean Problems, pp. 71-76, Freiberg, Germany, 2004
90. M. Ali, A. Veneris, S. Safarpour, R. Drechsler, A. Smith, M. Abadir. Debugging Sequential Circuits Using Boolean Satisfiability, In International Workshop on Microprocessor Test and Verification (MTV), Austin, USA, 2004
91. G. Fey, D. Große, T. Cassens, C. Genz, T. Warode, R. Drechsler. ParSyC: An Efficient SystemC Parser, In Proceedings of Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI), pp. 148-154, Kanazawa, Japan, 2004
92. R. Drechsler, G. Fey. Design Understanding by Automatic Property Generation, In Proceedings of Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI), pp. 274-281, Kanazawa, Japan, 2004
93. D. Große, R. Drechsler. Acceleration of SAT-based Iterative Property Checking, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, München, Germany, 2005
94. D. Große, U. Kühne, C. Genz, F. Schmiedle, B. Becker, R. Drechsler, P. Molitor. Modellierung eines Mikroprozessors in SystemC, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, München, Germany, 2005
95. J. Shi, G. Fey, R. Drechsler, A. Glowatz, J. Schlöffel, F. Hapke. PASSAT: Efficient SAT-based Test Pattern Generation for Industrial Circuits, In IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 166-173, Sopron, Norway, 2005
96. G. Fey, R. Drechsler. Efficient Hierarchical System Debugging for Property Checking, In IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 41-46, Sopron, Norway, 2005.
97. J. Shi, G. Fey, R. Drechsler, A. Glowatz, J. Schlöffel, F. Hapke. PASSAT: Efficient SAT-based Test Pattern Generation for Industrial Circuits (Poster), In IEEE European Test Symposium (ETS) - Informal Digest of Papers, pp. 73-78, Tallin, Estonia, 2005
98. R. Drechsler, G. Fey, C. Genz, D. Große. SyCE: An Integrated Environment for System Design in SystemC, In IEEE International Workshop on Rapid System Prototyping, Montreal, Canada, 2005
99. D. Große, U. Kühne, R. Drechsler. Formale Verifikation des Befehlssatzes eines in SystemC modellierten Mikroprozessors, In Entwurfsmethoden für Nanometer VLSI Design, 35. Jahrestagung der Gesellschaft für Informatik (GI), Lecture Notes in Informatics, P-67, pp. 308-312, Bonn, Germany, 2005
100. S. Kinder, D. Große, J. Peleska, R. Drechsler. Bounded Model Checking of Tram Control Systems, In TRain Workshop at SEFM2005 (Train@SEFM), Koblenz, Germany, 2005
101. S. Kinder, R. Drechsler, J. Peleska. Bounded Model Checking mit SystemC, In Bieleeschweig 6 Workshop "Systems Engineering", Braunschweig, Germany, 2005
102. D. Große, U. Kühne, R. Drechsler. HW/SW Co-Verification of a RISC CPU using Bounded Model Checking, In International Workshop on Microprocessor Test and Verification (MTV), Austin, USA, 2005
103. M. Ali, S. Safarpour, A. Veneris, M. Abadir, R. Drechsler. Post-Verification Debugging of Hierarchical Designs, In International Workshop on Microprocessor Test and Verification (MTV), Austin, 2005
104. R. Ebdendt, R. Drechsler. On the Exact Minimization of Path-Related Objective Functions for BDDs, In International Workshop on Logic and Synthesis (IWLS), pp. 333-400, Lake Arrowhead, California, USA, 2005

105. G. Fey, J. Shi, R. Drechsler. Efficiency of Multi-Valued Encoding in SAT-based ATPG, In GI/ITG/GMM Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen", pp. 107-108, Titisee, Germany, 2006
106. D. Logofatu, R. Drechsler. Efficient Evolutionary Approaches for the Data Ordering Problem with Inversion, In European Workshop on Hardware Optimisation Techniques (EvoHOT), LNCS 3907, pp. 320-331, Budapest, Hungary, 2006
107. B. Muranko, R. Drechsler. Technische Dokumentation von Soft- und Hardware-Systemen: Die vergessene Welt, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, Dresden, Germany, 2006
108. G. Fey, R. Drechsler. SAT-Based Calculation of Source Code Coverage for BMC, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, Dresden, Germany 2006
109. S. Safarpour, A. Veneris, R. Drechsler, M. Abadir. Integrating Observability Don't Cares in All-Solution SAT Solvers, In IEEE Latin-American Test Workshop, pp. 77-81, Buenos Aires, Argentina, 2006
110. G. Fey, T. Warode, R. Drechsler. Reusing Learned Information in SAT-based ATPG, In International Workshop on Boolean Problems, pp. 63-69, Freiberg, Germany, 2006
111. U. Kühne, D. Große, R. Drechsler. Complete Formal Verification of Multi Core Embedded Systems using Bounded Model Checking, In Fifth IEEE Dallas Circuits and Systems Workshop, pp. 147-150, Dallas, USA, 2006
112. D. Große, X. Chen, R. Drechsler. Exact Toffoli Network Synthesis of Reversible Logic using Boolean Satisfiability, In IEEE Dallas Circuits and Systems Workshop, pp. 51-54, Dallas, USA, 2006
113. S. Kinder and R. Drechsler. Efficient Design-Flow for Counting Heads, In BieleSchweig 8 -Workshop "Systems Engineering": Modellbasierte Entwicklung & Human-Centered Engineering, Braunschweig, Germany, 2006
114. R. Drechsler, G. Fey. Robuste Methoden zur Automatischen Testmustererzeugung, In Cooperation Workshop of Computer Science, pp. 13-14, Cottbus, Germany, 2006
115. D. Große, R. Drechsler. Verifikation mit Constraint-gesteuerter Zufallssimulation, In 1. öffentlicher Workshop des Ekompas-Projektes URANOS "Anwendungsrobuster Entwurf nanoelektronischer Systeme", Hannover, Germany, 2006
116. D. Logofatu, R. Drechsler. Efficient Evolutionary Approaches for the Data Ordering Problem with Inversion, In European Workshop on Hardware Optimisation Techniques (EvoHOT), LNCS 3907, pp. 320-331, Budapest, Hungary, 2006
117. A. Süßflow, G. Fey, R. Drechsler. Verbesserte SAT basierte Fehlerdiagnose durch Widerspruchsanalyse, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 101-110, Erlangen, Germany, 2007
118. G. Fey, D. Große, S. Eggersgluß, R. Wille, R. Drechsler. Formal Verification on the Word Level using SAT-like Proof Techniques, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 81-90, Erlangen, Germany, 2007
119. D. Tille, S. Eggersgluß, G. Fey, R. Drechsler, A. Glowatz, F. Hapke, J. Schlöffel. Studies on Integrating SAT-based ATPG in an Industrial Environment, In Proceedings of GI/ITG/GMM Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen, pp. 72-76, Erlangen, Germany, 2007
120. D. Tille, G. Fey, R. Drechsler. Instance Generation for SAT-based ATPG, In IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 153-156, Krakow, Poland, 2007
121. S. Eggersgluß, G. Fey, R. Drechsler, A. Glowatz, F. Hapke, J. Schlöffel. SAT-based ATPG for Path Delay Faults in Industrial Circuits, In IEEE European Test Symposium (ETS) -Informal Digest of Papers, pp. 149-154, Freiburg, Germany, 2007.
122. R. Drechsler. Effiziente Erfüllbarkeitsalgorithmen für die Generierung von Testmustern, In Treffen der ASIM/GI-Fachgruppen "Simulation technischer System" und "Grundlagen und Methoden in Modellbildung und Simulation", page 15, Bremen, Germany, 2007
123. B. Muranko, R. Drechsler. Documentation Driven Software Development for Embedded Systems, In 14. GI-Workshop der Fachgruppe WI-VM 2007 - Thema "Vorgehensmodelle und Projektmanagement-Assessment, Zertifizierung, Akkreditierung", pp. 53-60, Garching, Germany, 2007
124. R. Wille, G. Fey, R. Drechsler. Building Free Binary Decision Diagrams Using SAT Solvers, In International Symposium on Representations and Methodology of Future Computing Technologies (RM), pp. 1-3, Oslo, Norway, 2007

125. S. Kinder, G. Fey, R. Drechsler. Estimating the Quality of AND-EXOR Optimization Results, In Workshop der GI/ITG-Fachgruppe Parallel-Algorithmen, -Rechnerstrukturen und -Systemsoftware (PARS), Hamburg, Germany, 2007
126. G. Fey, R. Drechsler. Formal Robustness Checking, In Workshop on Constraints in Formal Verification (CFV), Bremen, Germany, 2007
127. R. Drechsler, G. Fey, J. Schlöffel. Effiziente Erfüllbarkeitsalgorithmen für die Generierung von Testmustern, In edaWorkshop 2007, Hannover, Germany, 2007
128. A. Sülfow, U. Kühne, R. Wille, D. Große, R. Drechsler. Evaluation of SAT like Proof Techniques for Formal Verification of Word Level Circuits, In IEEE Workshop on RTL and High Level Testing (WRTL), Beijing, China, 2007
129. D. Tille, R. Wille, R. Drechsler. Parallelisierung von SAT-basierter Testmuster-generierung, In Workshop der GI/ITG-Fachgruppe Parallel-Algorithmen, -Rechnerstrukturen und -Systemsoftware (PARS), pp. 213-217, Hamburg, Germany, 2007
130. C. Genz, F. Rogin, R. Drechsler, S. Rülke. Visualized SystemC Debugging, In University Booth at Design, Automation and Test in Europe (DATE), Nizza, France, 2007
131. D. Große, R. Wille, U. Kühne, R. Drechsler. Using Contradiction Analysis for Antecedent Debugging in Bounded Model Checking, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 169-178, Freiburg, Germany, 2008
132. A. Sülfow, G. Fey, R. Bloem, R. Drechsler. Debugging Design Errors by Using Unsatisfiable Cores, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 159-168, Freiburg, Germany, 2008
133. D. Tille, R. Krenz-Baath, J. Schloeffel, R. Drechsler. Improved Circuit-to-CNF Transformation for SAT-based ATPG, In Proceedings of GI/ITG/GMM Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen, Wien, Austria, 2008
134. G. Fey, R. Drechsler. Synthesis for Detection of Transient Faults, In IEICE Workshop on Dependable Computing, IEICE Technical Report, Vol. 107, No. 558, pp. 161-166, 2008
135. M. Palla, J. Bargfrede, K. Koch, W. Anheier, R. Drechsler. False Noise Analysis Using Branch & Bound and SAT, In Proceedings of ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), Monterey, USA, 2008
136. D. Tille, R. Krenz-Baath, J. Schloeffel, R. Drechsler. Improved Circuit-to-CNF Transformation for SAT-based ATPG, In IEEE European Test Symposium (ETS) - Informal Digest of Papers, Lago Maggiore, Italy, 2008
137. S. Eggersgluß, D. Tille, R. Drechsler. Robust Tests for Transition Faults with Long Propagation Paths Using Boolean Satisfiability, In IEEE European Test Symposium (ETS) – Informal Digest of Papers, Lago Maggiore, Italy, 2008
138. D. Tille, R. Drechsler. Incremental SAT Instance Generation for SAT-based ATPG, In IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 68-73, Bratislava, Slovakia, 2008
139. C. Genz, R. Drechsler, L. Linhard, G. Angst. Formale Modelleextraktion von SystemC Entwürfen, In edaWorkshop, Hannover, Germany, 2008
140. F. Rogin, T. Klotz, S. Rülke, G. Fey, R. Drechsler. Effiziente automatische Generierung von Assertions für industrielle Hardware-Designs, In Dresdner Arbeitstagung Schaltungs- und Systementwurf (DASS), Dresden, Germany, 2008
141. D. Große, R. Wille, R. Siegmund, R. Drechsler. Contradiction Analysis for Constraint-based Random Simulation, In Dresdner Arbeitstagung Schaltungs- und Systementwurf (DASS), pp. 25-30, Dresden, Germany, 2008
142. R. Wille, D. Große, G. Dueck, R. Drechsler. Reversible Logic Synthesis with Output Permutation, In International Workshop on Boolean Problems, Freiberg, Germany, 2008
143. A. Sülfow, G. Fey, R. Drechsler. Experimental Studies on SMT-based Debugging, In IEEE Workshop on RTL and High Level Testing (WRTL), Sapporo, Japan, pp. 93-98, 2008
144. A. Sülfow, G. Fey, S. Frehse, U. Kühne, R. Drechsler. Computing Bounds for Fault Tolerance using Formal Techniques, In 1st IEEE Workshop on Design for Reliability and Variability (DRV), Santa Clara, USA, 2008
145. U. Kühne, D. Große, R. Drechsler. Property Analysis and Design Understanding in a Quality- Driven Bounded Model Checking Flow, In International Workshop on Microprocessor Test and Verification (MTV), Austin, USA, 2008

146. D. Tille, R. Drechsler. A Fast Untestability Proof for SAT-based ATPG, In Proceedings of GI/ITG/GMM Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen, pp. 123-128, Bremen, Germany, 2009
147. R. Wille, D. Große, D.M. Miller, R. Drechsler. Equivalence Checking of Reversible Circuits, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 67-76, Berlin, Germany, 2009
148. A. Süflflow, G. Fey, C. Braunstein, U. Kühne, R. Drechsler. Increasing the Accuracy of SAT-based Debugging, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 47-56, Berlin, Germany, 2009
149. M. Messing, A. Glowatz, F. Hapke, R. Drechsler. Using a Two-Dimensional Fault List for Compact Automatic Test Pattern Generation, In IEEE Latin-American Test Workshop, Rio de Janeiro, 2009
150. R. Wille, R. Drechsler. Effect of BDD Optimization on Synthesis of Reversible and Quantum Logic, In Reversible Computation Workshop, York, England, 2009
151. R. Wille, R. Drechsler. Synthesizing Reversible Logic: An Overview, In Reed-Muller, Naha, Japan, 2009
152. S. Eggersgluß, D. Tille, R. Drechsler. A Two-Stage SAT-based ATPG Approach with Reduced Switching Activity, In IEEE Workshop on Low Power Design Impact on Test and Reliability (LPonTR), Sevilla, Spain, 2009
153. S. Frehse, G. Fey, A. Süflflow, R. Drechsler. Robustness Check for Multiple Faults Using Formal Techniques, In Sixth International Workshop on Constraints in Formal Verification (CFV), Grenoble, France, 2009
154. A. Süflflow, G. Fey, R. Drechsler. Using QBF to Increase Accuracy of SAT-based Debugging, In International Workshop on Constraints in Formal Verification (CFV), Grenoble, France, 2009
155. M. Miller, R. Wille, R. Drechsler. Reducing Reversible Circuit Cost by Adding Lines, In International Workshop on Logic Synthesis (IWLS), Berkeley, USA, 2009
156. R. Wille, M. Saedi, R. Drechsler. Synthesis of Reversible Functions Beyond Gate Count and Quantum Cost, In International Workshop on Logic Synthesis (IWLS), Berkeley, USA, 2009
157. D. Große, H. Le, R. Drechsler. Induction-based Formal Verification of SystemC TLM Designs, In International Workshop on Microprocessor Test and Verification (MTV), Austin, USA, 2009
158. A. Süflflow, R. Drechsler. Model-Based Diagnosis for Programmable Logic Controllers, In Gemeinsamer Workshop der Informatik-Graduiertenkollegs und Forschungskollegs, Dagstuhl, Germany, 2009
159. A. Süflflow, R. Wille, C. Genz, G. Fey, R. Drechsler. FormED: A Formal Environment for Debugging, In University Booth at Design, Automation and Test in Europe (DATE), Nizza, France, 2009
160. S. Frehse, G. Fey, R. Drechsler. A Better-Than-Worst-Case Robustness Measure, In Proceedings of GI/ITG/GMM Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen, Paderborn, Germany, 2010
161. M. Soeken, R. Wille, M. Kuhlmann, M. Gogolla, R. Drechsler. Verifying UML/OCL Models Using Boolean Satisfiability, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 57-66, Dresden, Germany, 2010
162. R. Wille, S. Offermann, R. Drechsler. SyReC: A Programming Language for Synthesis of Reversible Circuits, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 21-30, Dresden, Germany, 2010
163. S. Frehse, G. Fey, A. Süflflow, R. Drechsler. RobuCheck: A Robustness Checker for Digital Circuits, In Proceedings of The First International Workshop on Dynamic Aspects in Dependability Models for Fault-Tolerant Systems (DYADEM-FTS), Valencia, Spain, 2010
164. B. Kapturek, R. Drechsler. Technische Dokumentation im V-Modell XT, In GI-Workshop der Fachgruppe WI-VM 2010 - Thema "Vorgehensmodelle und Projektmanagementstandards", Stuttgart, Germany, 2010
165. R. Wille, S. Offermann, R. Drechsler. SyReC: A Programming Language for Synthesis of Reversible Circuits, In International Workshop on Logic Synthesis (IWLS), Irvine, USA, 2010
166. H. Le, D. Große, R. Drechsler. Towards Analyzing Functional Coverage in SystemC TLM Property Checking, In IEEE International High Level Design Validation and Test Workshop (HLDVT), Anaheim, USA, 2010
167. M. Soeken, R. Wille, R. Drechsler. Hierarchical Synthesis of Reversible Circuits Using Positive and Negative Davio Decomposition, In Proceedings of Workshop on Reversible Computation, Bremen, Germany, 2010
168. M. Soeken, S. Frehse, R. Wille, R. Drechsler. RevKit: A Toolkit for Reversible Circuit Design, In Proceedings of Workshop on Reversible Computation, LNCS 7165, pp. 64-76, Bremen, Germany, 2010

169. H. Le, D. Große, R. Drechsler. Automatic Fault Localization for SystemC TLM Designs, In International Workshop on Microprocessor Test and Verification (MTV), Austin, USA, 2010
170. R. Drechsler. Proving Completeness of Properties in Formal Verification of Counting Heads for Railways, In Chinese-German Workshop on Formal Methods, Braunschweig, Germany, 2010
171. H. Zhang, R. Wille, R. Drechsler. SAT-based ATPG for Reversible Circuits, In IEEE International Design and Test Workshop (IDT), pp. 149-154, Abu Dhabi, VAE, 2010
172. M. Soeken, R. Wille, R. Drechsler. Hierarchical Synthesis of Reversible Circuits Using Positive and Negative Davio Decomposition, In IEEE International Design and Test Workshop (IDT), pp. 143-148, Abu Dhabi, VAE, 2010
173. G. Fey, A. Süßflow, R. Drechsler. Towards Unifying Localization and Explanation for Automated Debugging, In International Workshop on Microprocessor Test and Verification (MTV), pp. 3-8, Austin, USA, 2010
174. R. Wille, A. Süßflow, C. Genz, R. Drechsler. VisSAT: Visualization of SAT Solver Internals, In University Booth at Design, Automation and Test in Europe (DATE), Dresden, Germany, 2010
175. S. Eggersgluß, R. Drechsler. As-Robust-As-Possible Test Generation in the Presence of Small Delay Defects using Pseudo-Boolean Optimization, In Proceedings of GI/ITG/GMM Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen, Passau, Germany, 2011
176. R. Wille, M. Soeken, D. Große, E. Schönborn, R. Drechsler. Designing a RISC CPU in Reversible Logic, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 249-258, Oldenburg, Germany, 2011
177. D. Große, M. Groß, U. Kühne, R. Drechsler. Simulation-based Equivalence Checking between SystemC Models at Different Levels of Abstraction, In Proceedings of GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 269-278, Oldenburg, Germany, 2011
178. M. Soeken, U. Kühne, M. Freibothe, G. Fey, R. Drechsler. Towards Automatic Property Generation for the Formal Verification of Bus Bridges, In Proceedings of GI/ITG/GMM Workshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 183-192, Oldenburg, Germany, 2011
179. M. Bwadjji, D. Große, R. Drechsler. Protocol Compliance Checking of SystemC TLM Models, In Workshop Cyber-Physical Systems – Enabling Multi-Nature Systems, pp. 27-32, Bremen, Germany, 2011
180. R. Drechsler, A. Finder, R. Wille. Improving ESOP-based Synthesis of Reversible Logic Using Evolutionary Algorithms, In European Workshop on Hardware Optimisation Techniques (EvoHOT), LNCS 6625, Turin, Italy, 2011
181. S. Eggersgluß, R. Drechsler. On Timing-Aware ATPG using Pseudo-Boolean Optimization, In IEEE European Test Symposium (ETS) – Informal Digest of Papers, Trondheim, Norway, 2011
182. M. Soeken, R. Wille, C. Hilken, N. Przigoda, R. Drechsler. Synthesis of Reversible Circuits with Minimal Lines for Large Functions, In Proceedings of Workshop on Reversible Computation, Gent, Belgium, 2011
183. M. Soeken, S. Frehse, R. Wille, R. Drechsler. Tutorial: Customized Design Flows for Reversible Circuits using RevKit, In Proceedings of Workshop on Reversible Computation, Gent, Belgium, 2011
184. R. Drechsler. Quality-driven Design of Embedded Systems based on Specification in Natural Language, In Work in Progress Session of the Euromicro SEAA/DSD, Oulu, Finland, 2011
185. H. Le, D. Große, R. Drechsler. Towards Proving TLM Properties with Local Variables, In International Workshop on Constraints in Formal Verification (CFV), San Jose, USA, 2011
186. M. Soeken, R. Wille, R. Drechsler. Towards Automatic Determination of Problem Bounds for Object Instantiation in Static Model Verification, In Model-Driven Engineering, Verification, and Validation (MoDeVVA), Wellington, New Zealand, 2011
187. F. Haedicke, S. Frehse, G. Fey, D. Große, R. Drechsler. metaSMT: Focus on Your Application not on Solver Integration, In First International Workshop on Design and Implementation of Formal Tools and Systems (DIFTS), Austin, USA, 2011
188. S. Eggersgluß, R. Drechsler. Formal Analysis Techniques: A Basis for High-Quality Designs, In IEEE International Workshop on Processor Verification, Test and Debug, Invited Talk, Trondheim, Norway, 2011

- 189.K. Grüttner, A. Herrholz, U. Kühne, D. Große, A. Rettberg, W. Nebel, R. Drechsler. Towards Dependability-Aware Design of Hardware Systems Using Extended Program State Machines, In SORT 2011: IEEE Workshop on Self-Organizing Real-Time Systems, pp. 181-188, Newport Beach, USA, 2011
- 190.F. Haedicke, H. Le, D. Große, R. Drechsler. CRAVE: An Advanced Constrained Random Verification Environment for SystemC, In Proceedings of GI/ITG/GMMWorkshop, Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, pp. 37-48, Kaiserslautern, Germany, 2012
- 191.M. Soeken, S. Frehse, R. Wille, R. Drechsler. RevKit: An Open Source Toolkit for the Design of Reversible Circuits, In Reversible Computation 2011 (Series: Lecture Notes in Computer Science), Volume 7165, In Third International Workshop, RC 2011, Revised Papers, pp. 64-76, 2012
- 192.H. Le, D. Große, R. Drechsler. SystemC-based ESL Verification Flow Integrating Property Checking and Automatic Debugging, In DATE Friday Workshop: OSCI and Accellera Core Technologies for the Next Generation of System-Level Design, Dresden, Germany, 2012
- 193.M. Michael, D. Große, R. Drechsler. Design Understanding by Feature Localization on ESL, In GMM/ITG/GI-Workshop Cyber-Physical Systems – Enabling Multi-Nature Systems (CPMNS), pp. 19-24, Dresden, Germany, 2012
- 194.S. Radke, S. Rülke, M. Oliveira, C. Kuznik, W. Müller, W. Ecker, V. Esen, S. Hufnagel, N. Bannow, H. Brazdrum, P. Janssen, H.M. Le, D. Große, R. Drechsler, E. Fehlauer, G. Koch, A. Burger, O. Bringmann, W. Rosenstiel, F. Haedicke, R. Görgen, J. Oetjens. Compilation of Methodologies to Speed up the Verification Process at System Level, In edaWorkshop, Hannover, Germany, 2012
- 195.M. Soeken, R. Wille, S. Minato, R. Drechsler. Using π DDs in the Design for Reversible Circuits, In Proceedings of Workshop on Reversible Computation, Copenhagen, Denmark, 2012
- 196.J. Seiter, M. Soeken, R. Wille, R. Drechsler. Property Checking of Quantum Circuits Using Quantum Multiple-Valued Decision Diagrams, In Proceedings of Workshop on Reversible Computation, Copenhagen, Denmark, 2012
- 197.M. Soeken, R. Wille, L. Tague, D. M. Miller, R. Drechsler. Towards Embedding of Large Functions for Reversible Logic, In International Workshop on Boolean Problems, Freiberg, Germany, 2012
- 198.S. Eggersgluß, M. Diepenbeck, R. Wille, R. Drechsler. Towards Increasing Test Compaction Abilities of SAT-based ATPG through Fault Detection Constraints, In IEEE Workshop on RTL and High Level Testing (WRTL), Niigata, Japan, 2012
- 199.M. Soeken, H. Riener, R. Wille, G. Fey, R. Drechsler. Verification of Embedded Systems Using Modeling and Implementation Languages, In International Workshop on Metamodeling and Code Generation for Embedded Systems (MeCoEs), pp. 67-72, Tampere, Finland, 2012
- 200.M. Diepenbeck, M. Soeken, D. Große, R. Drechsler. Behavior Driven Development for Circuit Design and Verification, In IEEE International Workshop on High-Level Design Validation and Test (HLDVT), pp. 9-16, Huntington Beach, USA, 2012
- 201.M. Soeken, R. Wille, E. Kuksa, R. Drechsler. Generierung von OCL-Ausdrücken aus natürlichsprachlichen Beschreibungen, In ITG/GMM/GI-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen", Rostock, Germany, 2013
- 202.M. Diepenbeck, M. Soeken, D. Große, R. Drechsler. Towards Automatic Scenario Generation from Coverage Information, In Proceedings of International Workshop on Automation and Software Test (AST), San Francisco, USA, 2013
- 203.H. M. Le, D. Große, V. Herdt, R. Drechsler. System C Verifikation mittels symbolischer Simulation einer Zwischensprache, In Proceedings of edaWorkshop, Dresden, Germany, 2013
- 204.O. Keszöcze, M. Soeken, E. Kuksa, R. Drechsler. lips: An IDE for Model Driven Engineering based on Natural Language Processing, In Proceedings of Workshop on Natural Language Analysis in Software Engineering (NaturaLiSE), San Francisco, USA, 2013
205. R. Drechsler, M. Soeken. Design Hardware in the Holodeck, In Design Automation Conference, Austin, USA, 2013

- 206.M. Soeken, R. Wille, E. Kuksa, R. Drechsler. Supporting the Formalization of Requirements using Techniques from Natural Language Processing, In Design Automation Conference (DAC), Austin, USA, 2013
- 207.M. Soeken, R. Drechsler, R.X. Fischer. Evaluation of site occupancy factors in crystal structure refinements using Boolean satisfiability Techniques, In Annual Conference of the German Crystallographic Society (DGK), Freiberg, Germany, 2013.
- 208.S. Eggersglüß, K. Schmitz, R. Krenz-Baath, R. Drechsler. Using Optimization Techniques to Increase Test Compaction, In IEEE Workshop on RTL and High Level Testing (WRTL), Jiaosi, Yilan, Taiwan, 2013
- 209.H. M. Le, D. Große, V. Herdt, R. Drechsler. SystemC Verifikation mittels symbolischer Simulation einer Zwischensprache, In edaWorkshop, Dresden, Germany, 2013
- 210.R. Drechsler, H. M. Le, M. Soeken, R. Wille. Law-based Verification for Complex Swarm Systems, In International Workshop on the Swarm at the Edge of the Cloud, Montreal, Canada, 2013
- 211.S. Eggersglüß, K. Schmitz, R. Krenz-Baath, R. Drechsler. Hohe Testmengenkompaktierung durch formale Optimierungstechniken, In Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Bad Staffelstein, Germany, 2014
- 212.J. Stoppe, M. Michael, M. Soeken, R. Wille, R. Drechsler. Towards a Multi-dimensional and Dynamic Visualization for ESL Designs, In Workshop on Design Automation for Understanding Hardware Designs (DUHDe), Dresden, Germany, 2014
213. A. Windhorst, H.M. Le, D. Große, R. Drechsler. Funktionale Abdeckungsanalyse von C-Programmen, In Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), pp. 201-204, Böblingen, Germany, 2014
- 214.M. Soeken, M. Nitze, R. Drechsler. Formale Methoden für Alle, In Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), pp. 213-216, Böblingen, Germany, 2014
- 215.H. Riener, O. Keszöcze, R. Drechsler, G. Fey. A Logic for Cardinality Constraints, In Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), pp. 217-220, Böblingen, Germany, 2014
- 216.M. Soeken, C. Lüth, R. Drechsler. Entwurf cyber-physikalischer Systeme hoher Qualität und Sicherheit, In edaWorkshop, Hannover, Germany, 2014
- 217.C. Lüth, S. Autexier, D. Hutter, M. Soeken, R. Wille, R. Drechsler. SPECific - A New Design Flow for Cyber-Physical Systems, CPS20: 20 years from now – visions, In CyPhERS Experts Workshop, Berlin, Germany, 2014
- 218.M. Soeken, N. Abdessaied, R. Drechsler. A framework for reversible circuit complexity, In International Workshop on Boolean Problems, Freiberg, Germany, 2014
- 219.F. Bornebusch, G. Cancino, M. Diepenbeck, R. Drechsler, S. Djomkam, A. Fansu, M. Jalali, M. Michael, J. Mohsen, M. Nitze, C. Plump, M. Soeken, F. Tchambo, T., H. Ziegler. iTac: Aspect Based Sentiment Analysis using Sentiment Trees and Dictionaries, In International Workshop on Semantic Evaluation, Dublin, Ireland, 2014
- 220.R. Drechsler. Reversible Circuits: An Overview on an Emerging Technology, In Workshop in Emerging and Post CMOS Technologies, Shibpur, India, 2014
- 221.R. Drechsler, J. Seiter, M. Soeken. Coverage at the Formal Specification Level, In International Workshop on Design and Implementation of Formal Tools and Systems (DIFTS), Lausanne, Switzerland, 2014
- 222.E. Schönborn, R. Wille, R. Drechsler. Quo Vadis, Reversible Circuit Design? Towards Scaling Design and Synthesis of Reversible Circuits, In Reed-Muller Workshop, Waterloo, Canada, 2015
- 223.J. Stoppe, R. Drechsler. Ecore Model Generation from SystemC/C++ Implementations, In Workshop on Design Automation for Understanding Hardware Designs (DUHDe), Greoble, France, 2015
- 224.N. Przigoda, R. Wille, R. Drechsler. Verbesserung der Fehlersuche in inkonsistenten formalen Modellen, In ITG/GMM/GI-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Chemnitz, Germany, 2015

225. N. Przigoda, J. Peters, M. Soeken, R. Wille, R. Drechsler. Towards an Automatic Approach for Restricting UML/OCL Invariability Clauses, In Workshop on Model-Driven Engineering, Verification, and Validation (MoDeVva), Ottawa, Canada, 2015
226. M. Soeken, D. Große, A. Chandrasekharan, R. Drechsler. Using binary decision diagrams in the design flow of approximate computing. In Workshop on Approximate Computing, 2015
227. A. Windhorst, H. M. Le, D. Große, R. Drechsler. Towards Generating Test Suites with High Functional Coverage for Error Effect Simulation, In International ESWEEK Workshop on Resiliency in Embedded Electronic Systems, Amsterdam, The Netherlands, 2015
228. A. Deb, R. Wille, O. Keszöcze, S. Hillmich, R. Drechsler. Synthesis of Optical Circuits with Contradictory Optimization Objectives, In International Workshop on Optical/Photonic Interconnects for Computing Systems (OPTICS Workshop), Dresden, Germany, 2016
229. S. Huhn, S. Eggersglüß, R. Drechsler. Leichtgewichtige Datenkompressions-Architektur für IEEE-1149.1-kompatible Testschnittstellen, In GI/GMM/ITG Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Siegen, Germany, 2016
230. A. Chandrasekharan, D. Große, M. Soeken, R. Drechsler. Symbolic Error Metric Determination for Approximate Computing, In ITG/GMM/GI-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Freiburg, Germany, 2016
231. J. Stoppe, A. Friedemann, R. Drechsler. SystemCDG - AI Based Coverage Driven Stimuli Generation for SystemC, In International Workshop on Logic & Synthesis (IWLS), Austin, USA, 2016
232. O. Keszöcze, M. Soeken, R. Drechsler. PolyCleaner: Clean your Polynomials before Backward Rewriting to Verify Million-gate Multipliers, In International Workshop on Boolean Problems, Freiberg, Germany, 2016
233. N. Przigoda, F. Hilken, J. Peters, R. Wille, M. Gogolla, R. Drechsler. Integrating an SMT-based Model Finder into USE, In Workshop on Model-Driven Engineering, Verification, and Validation (MoDeVva), Saint-Malo, France, 2016
234. D. Große, K. Schmitz, R. Drechsler. Using Lightweight Containers in Hardware/Software Co-Design for Security, In Workshop on Computer-Aided Design and Implementation for Cryptography and Security (CADICS), Austin, USA, 2016
235. O. Keszöcze, M. Soeken, R. Drechsler. On the computational complexity of error metrics in approximate computing, In International Workshop on Boolean Problems, Freiberg, Germany, 2016
236. L. Schneider, O. Keszöcze, J. Stoppe, R. Drechsler. Der Einfluss von Zellformen auf das Routing von Digital Microfluidic Biochips, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Bremen, Germany, 2017
237. S. Fröhlich, D. Große, R. Drechsler. Exakte BDD Minimierung mit Fehlerschranke für den Einsatz im Approximate Computing, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Bremen, Germany, 2017
238. O. Keszöcze, A. Pols, R. Drechsler. A Human-Centered Approach to Routing for Digital Microfluidic Biochips, In Workshop on Design Automation for Understanding Hardware Designs (DUHDe), Lausanne, Switzerland, 2017
239. J. Stoppe, R. Drechsler. Making Waveforms Great Again, In Workshop on Design Automation for Understanding Hardware Designs (DUHDe), Lausanne, Switzerland, 2017
240. K. Schmitz, J. Stoppe, R. Drechsler. Verilog2GEXF - Dynamic Large Scale Circuit Visualization, In Workshop on Design Automation for Understanding Hardware Designs (DUHDe), Lausanne, Switzerland, 2017
241. S. Reiter, M. Becker, O. Bringmann, A. Burger, M. Chaari, R. Drechsler, T. Kruse, C. Kuznik, J. Laufenberg, H. Le, P. R. Maier, D. Müller-Gritschneider, H. Post, J.-H. Oetjens, W. Rosenstiel, A. von Schwerin, B.-A. Tabacaru, A. Viehl. Fehlereffektsimulation mittels virtueller Prototype, In Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Bad Urach, Germany, 2015
242. S. Fröhlich, D. Große, R. Drechsler. Error Bounded Exact BDD Minimization in Approximate Computing, In International Symposium on Multiple-Valued Logic (ISMVL), Novi Sad, Serbia, 2017

243. A. Kole, P. M. Nesa Rani, K. Datta, I. Sengupta, R. Drechsler. Exact Synthesis of Ternary Reversible Functions using Ternary Toffoli Gates, In International Symposium on Multiple-Valued Logic (ISMVL), Novi Sad, Serbia, 2017
244. Z. Al-Wardi, R. Wille, R. Drechsler. Extensions to the Reversible Hardware Description Language SyReC, In International Symposium on Multiple-Valued Logic (ISMVL), Novi Sad, Serbia, 2017
245. A. Deb, R. Wille, R. Drechsler. OR-Inverter Graphs for the Synthesis of Optical Circuits, In International Symposium on Multiple-Valued Logic (ISMVL), Novi Sad, Serbia, 2017
246. H. M. Le, V. Herdt, D. Große, R. Drechsler. Revisiting Symbolic Software-implemented Fault Injection, In International Workshop on Resiliency in Embedded Electronic Systems (REES), Lausanne, Switzerland, 2017
247. Langpap, R. Drechsler. Towards a Nonfunctional Requirement driven Approach to the Optimization of Software Systems for Robotics, In ASTRA 2017 Symposium, Scheltema Leiden, Niederlande, 2017
248. T. Kohorst, S. Huhn, R. Drechsler. A Document-oriented, Heterogeneous Database Model for Large Experimental Data Sets, In MAPEX Symposium, Bremen, Germany, 2017
249. S. Huhn, M. Merten, S. Eggersglüß, R. Drechsler. A Codeword-based Compaction Technique for On-Chip Generated Debug Data Using Two-Stage Artificial Neural Networks, In GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ 2018), Freiburg (Breisgau), Germany, 2018
250. K. Schmitz, O. Keszöcze, J. Stoppe, R. Drechsler. Execution Environment for Dynamic Software Runtime Examination, In Workshop on Design Automation for Understanding Hardware Designs (DUHDe), Dresden, Germany, 2018
251. R. Massoud, J. Stoppe, K. Maddikunta, R. Drechsler. Time-stamps for Hardware Simulation Models Accurate Time-back Annotation, In Workshop on Design Automation for Understanding Hardware Designs (DUHDe), Dresden, Germany, 2018
252. S. Froehlich, D. Große, R. Drechsler. Using MTBDDs for Error-Metric Evaluation in Computer Algebra Based Approximate Hardware Generation, In Workshop on Approximate Computing, Bremen, Germany, 2018
253. V. Herdt, H. M. Le, D. Große, R. Drechsler. Towards Automated Refinement of TLM Properties to RTL, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Tübingen, Germany, 2018
254. H. Dhotre, S. Eggersglüß, R. Drechsler, M. Dehbashi, U. Pfannkuchen. ATPG Constraint Analysis for Reducing Regional Power Activity, In GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ 2018), Freiburg (Breisgau), Germany, 2018
255. V. Herdt, H. M. Le, D. Große, R. Drechsler. Evaluation of Power State Cross Coverage in Firmware-Based Power Management, In Embedded Software for Industrial IoTs (ESIIT), Dresden, Germany, 2018
256. R. Drechsler, C. Lüth, G. Fey, T. Güneysu. Towards Self-Explaining Digital Systems: A Design Methodology for the Next Generation, In International Verification and Security Workshop (IVSW), Costa Brava, Spain, 2018
257. M. Ring, J. Stoppe, R. Drechsler. UMLAUT: Synthesis of Natural Language from Constrained UML Models, In Workshop on Design Automation for Understanding Hardware Designs (DUHDe), Dresden, Germany, 2018
258. K. Schmitz, O. Keszöcze, J. Tietjen, R. Drechsler. ConfidenceSat: A Parallel SAT Solver with Conflict Clause Handling, 13th International Workshop on Boolean Problems (IWSBP), Bremen, Germany, 2018
259. O. Keszöcze, K. Schmitz, J. Schloeter, R. Drechsler. Improving SAT solving using Monte Carlo Tree Search-based Clause Learning, 13th International Workshop on Boolean Problems (IWSBP), Bremen, Germany, 2018
260. P. Niemann, R. Wille, R. Drechsler. Optimizing Ts in the Synthesis of Clifford+T Quantum Circuits, In 2nd International Workshop on Quantum Compilation (IWQC, co-located with ICCAD), San Diego, CA, USA, 2018

- 261.H. Dhotre, S. Eggersglüß, R. Drechsler. IR-drop Prediction of Test Patterns Using Parasitic Elements, In 31. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ 2019), Prien am Chiemsee, Germany, 2019
- 262.S. Huhn, S. Eggersglüß, R. Drechsler. Enhanced Embedded Test Compression Technique For Processing Incompressible Test Patterns, In 31. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ 2019), Prien am Chiemsee, Germany, 2019
- 263.G. Fey, R. Drechsler. Self-Explaining Digital Systems – Some Technical Steps, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Kaiserslautern, Germany, 2019
- 264.M. Walter, R. Wille, F. Sill Torres, D. Große, R. Drechsler. fiction: An Open Source Framework for the Design of Field-coupled Nanocomputing Circuits, In International Workshop on Logic & Synthesis (IWLS), Lausanne, Switzerland, 2019
- 265.A. Mahzoon, D. Große, R. Drechsler. GenMul: Generating architecturally complex multipliers to challenge formal verification tools, In International Workshop on Logic & Synthesis (IWLS), Lausanne, Switzerland, 2019
- 266.M. Goli, R. Drechsler. Integrating Hybrid Analysis with Machine Learning Techniques for Portion Resilience Evaluation in Approximating SystemC-based Designs, In Workshop on Machine Learning for CAD (MLCAD), Canmore (Banff Area), Alberta, Canada, 2019
- 267.P. Niemann, I. Kazhdan, F. Sill Torres, R. Drechsler. Towards Gate-Level Design of QCA Circuits, In 6th Workshop on Design Automation for Understanding Hardware Designs (DUHDe), Florence, Italy, 2019
- 268.M. Hassan, D. Große, A. Asghar, R. Drechsler. Coverage-Directed Stimuli Generation for Characterization of RF Amplifiers, In 32. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ 2020), Stuttgart, Germany, 2020
- 269.H. Dhotre, S. Eggersglüß, R. Drechsler. Power-Layout-Aware Test Pattern Re-scheduling, In 32. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ 2020), Stuttgart, Germany, 2020
- 270.M. Walter, W. Haaswijk, R. Wille, F. Sill Torres, R. Drechsler. SAT-based Exact Physical Design for Field-coupled Nanocomputing Technologies, In International Workshop on Logic & Synthesis (IWLS), San Francisco, USA, 2020
- 271.V. Herdt, D. Große, R. Drechsler. Fuzz-Testing RISC-V Simulators, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Stuttgart, Germany, 2020
- 272.P. Habiby, S. Huhn, R. Drechsler. Test Scheduling Optimization Model for IEEE 1687 Multi-Power Domain Networks Using Boolean Satisfiability, In 33. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), virtual workshop, 2021
- 273.C. Metz, M. Goli, R. Drechsler. Pick the Right Edge Device: Towards Power and Performance Estimation of CUDA-based CNNs on GPGPUs, In System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA), virtual workshop, 2021
- 274.B. Ustaoglu, S. Huhn, R. Drechsler. A Memory-Upscaled Boolean Satisfiability Solver for Complex On-Chip Self-Verification Tasks, In Workshop on Interdependent Challenges of Reliability, Security and Quality (RESCUE), virtual workshop, 2021
- 275.V. Herdt, R. Drechsler. Efficient Techniques to Boost RISC-V Compliance Testing, In Workshop on Interdependent Challenges of Reliability, Security and Quality (RESCUE), virtual workshop, 2021
- 276.A. Mahzoon, D. Große, R. Drechsler. GenMul: Generating Architecturally Complex Multipliers to Challenge Formal Verification Tools, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), virtual workshop, 2021
- 277.S. Ahmadi-Pour, V. Herdt, R. Drechsler. Constrained Random Verification for RISC-V: Overview, Evaluation and Discussion, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), virtual workshop, 2021

- 278.P. Pieper, V. Herdt, D. Große, R. Drechsler. VP-based DIFT for Embedded Binaries: A RISC-V Case Study, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), virtual workshop, 2021
- 279.S. Ahmadi-Pour, V. Herdt, R. Drechsler. MircoRV32: An Open Source RISC-V Cross-Level Platform for Education and Research, In Design Automation for CPS and IoT (DESTION), Nashville, USA, 2021
- 280.S. Tempel, V. Herdt, R. Drechsler. Verification of RISC-V Embedded Software by Integrating Concolic Testing with SystemC-based Virtual Prototypes, In 4th Workshop on RISC-V Activities, Virtual, 2021
- 281.A. Mahzoon, R. Drechsler. Polynomial Formal Verification of Prefix Adders, In International Workshop on Logic & Synthesis (IWLS), virtual workshop, 2021
- 282.A. Mahzoon, R. Drechsler. Polynomial Formal Verification of Area-efficient and Fast Adders, In 2021 Reed-Muller Workshop (RM2021), Nursultan, Kazakhstan, 2021
- 283.S. Ahmadi-Pour, V. Herdt, R. Drechsler. MicroRV32: An Open Source RISC-V Cross-Level Platform for Education and Research, In Design Automation for CPS and IoT (DESTION), Nashville, USA, 2021
- 284.M. Schnieber, S. Fröhlich, R. Drechsler. Polynomial Formal Verification of Approximate Adders, In International Workshop on Logic & Synthesis (IWLS), Virtual Conference, 2022
- 285.M. Merten, S. Huhn, R. Drechsler. Quality Assessment of RFET-based Logic Locking Protection Mechanisms using Formal Methods, In 34. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Bremerhaven, Germany, 2022
- 286.P. Habiby, S. Huhn, R. Drechsler. An ILP-based Global Optimum Test Scheduler for IEEE 1687 Multi-Power Domain Networks, In 34. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Bremerhaven, Germany, 2022
- 287.M. Hassan, R. Drechsler. System Level Verification of Analog/Mixed-Signal Systems using Metamorphic Relations, In 34. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Bremerhaven, Germany, 2022
- 288.A. Mahzoon, R. Drechsler. Polynomial Formal Verification of Complex Multipliers, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Virtual, 2022
- 289.M. Goli, R. Drechsler. Simulation-based Verification of SystemC-based VPs at the ESL, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Virtual, 2022
- 290.N. Bruns, V. Herdt, E. Jentzsch, R. Drechsler. RISC-V Processor Verification with Coverage-guided Aging, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Virtual, 2022
- 291.K. Datta, A. Kole, I. Sengupta, R. Drechsler. Mapping Quantum Circuits to 2-D Quantum Architectures, In GI Quantum Computing Workshop 2022 (GI QC 22), Hamburg, 2022
- 292.G. Fey, M. Fränze, R. Drechsler. Self-Explanation in Systems of Systems, In Second International Workshop on Requirements Engineering for Explainable Systems (RE4ES), Melbourne, Victoria, Australia (virtual event with a local hub)
- 293.S. H. Imam, S. Huhn, L. Hornuf, R. Drechsler. Feature Importance and Extensibility for Predicting Loan Defaults in Marketplace Lending using BiLSTM, In Frontiers of Factor Investing Conference (FoFi), Lancaster, UK, 2022
- 294.M. Merten, M. E. Djeridane, S. Huhn, R. Drechsler. SAT-based Key Determination Attack for Improving the Quality Assessment of Logic Locking Mechanisms, In 15th International Workshop on Boolean Problems (IWSBP), Bremen, 2022
- 295.M. Hassan, T. Voertler, K. Einwich, R. Drechsler and D. Grosse. Towards System-level Assertions for Heterogeneous Systems, In 15th International Workshop on Boolean Problems (IWSBP), Bremen, 2022
- 296.R. Drechsler, A. Mahzoon. One is not Enough: Using Hybrid Proof Engines for Polynomial Formal Verification, In 24th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI), Hiroasaki, Japan, 2022

- 297.S. Tempel, V. Herdt, R. Drechsler. Symbolic Execution for RISC-V Embedded Software Using SystemC Peripheral Models, In 3rd International KLEE Workshop on Symbolic Execution, London, 2022
- 298.S. Tempel, V. Herdt, R. Drechsler. Automated Testing of RIOT modules using SymEx-VP, In RIOT Summit, Hamburg, 2022
- 299.S. Parvin, F. Sill Torres, R. Drechsler. How Secure Is A Circuit Against Optical Probing? Developed Countermeasures, In Progress Countermeasures Development, and the Future Works, In 11th International Workshop on Cryptography, Robustness, and Provably Secure Schemes for Female Young Researchers (CrossFyre), Passau, Germany
- 300.S. Parvin, S. Ahmadi-Pour, C. Kumar Jha, F. Sill Torres, R. Drechsler. OPTI-RISK: Design of an Optical Probing Attack Hardened RISC-V Core with an Industrially Compatible CMOS Gate Library, In 5th RISC-V Activity Workshop, Berlin, Germany, 2022
- 301.D. Ravibabu, M. Hassan, R. Drechsler. HLS-ing Up RISC-V: Streamlining Design and Optimization, In University Fair at Design, Automation and Test in Europe (DATE), Antwerpen, Belgien, 2023
- 302.K. Çağlar Coşkun, M. Hassan, R. Drechsler. New Directions for Equivalence Checking of System-Level and SPICE-Level Models of Linear Circuits, In GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Erfurt, Germany, 2023
- 303.P. Habiby, S. Huhn, R. Drechsler. Remote Configuration Methodology for IEEE 1687 Scan Networks, In GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Erfurt, Germany, 2023
- 304.C. Metz, M. Goli, R. Drechsler. Fast and Accurate: Machine Learning Techniques for Performance Estimation of CNNs for GPGPUs, In Workshop on Parallel AI and Systems for the Edge (PAISE), St. Petersburg, USA, 2023
- 305.E. N. D. Coskun, M. Hassan, R. Drechsler. Security Validation of VP-based Heterogeneous Systems: A Completeness-driven Perspective, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Freiburg, Germany, 2023
- 306.A. Deb, K. Datta, R. Drechsler. Equivalence Checking of Majority-based Function Mapping on ReRAM Crossbars, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Freiburg, Germany, 2023
- 307.N. Bruns, S. Ahmadi-Pour, S. Tempel, Rolf Drechsler. Towards Comprehensive Verification of Hardware and Software for RISC-V based Embedded Systems, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Freiburg, Germany, 2023
- 308.A. Konrad, C. Scholl, A. Mahzoon, D. Große, R. Drechsler. Divider Verification Using Symbolic Computer Algebra and Delayed Don't Care Optimization, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Freiburg, Germany, 2023
- 309.M. Schnieber, R. Drechsler. Polynomial Formal Verification of KFDD Circuits, In 2023 Reed-Muller Workshop (RM2023), Matsue, Shimane, Japan
- 310.M. Nadeem, J. Kleinekathöfer, R. Drechsler. Polynomial Formal Verification of Adder Circuits Using Answer Set Programming, In 2023 Reed-Muller Workshop (RM2023), Matsue, Shimane, Japan
- 311.M. Hassan, R. Drechsler. Expanding RISC-V Horizons: Streamlining Heterogeneous Systems Evaluation with Open Source RISC-V AMS VP Framework, In Scale4edge-RV-Summit, Barcelona, Spain, 2023
- 312.W. Ecker, M. Krstic, M. Ulbricht, A. Mauderer, E. Jentzsch, A. Koch, B. Koppelman, W. Mueller, B. Sadiye, N. Bruns, R. Drechsler, D. Mueller-Gritschneider, J. Schlamelcher, K. Grüttner, J. Bormann, W. Kunz, R. Heckmann, G. Angst, R. Wimmer, B. Becker, T. Faller, P. P. Bernardo, O. Bringmann, J. Partzsch, C. Mayr. Scale4Edge – Scaling RISC-V for Edge Applications, In Scale4edge-RV-Summit, Barcelona, Spain, 2023
- 313.C. K. Jha, K. Qayyum, K. Ç. Coşkun, S. Singh, M. Hassan, R. Leupers, F. Merchant, R. Drechsler. Automated Formal Verification Methodology for MAGIC Design Style Based In-Memory Computing, In International Workshop on Logic & Synthesis (IWLS), EPFL, Lausanne, Switzerland, 2023

- 314.S. H. Imam, C. Metz, L. Hornuf, R. Drechsler. Classifying Crowdsourcing Platform Users' Engagement Behaviour using Machine Learning and XAI, In Workshop on User-Centered Artificial Intelligence (UCAI'23), Rapperswil, Switzerland, 2023
- 315.M. Nadeem, J. Kleinekathöfer, R. Drechsler. Polynomial Formal Verification exploiting Constant Cutwidth, In International Workshop on Rapid System Prototyping (RSP), Hamburg, Germany, 2023
- 316.S. Tempel, R. Drechsler. Automated Testing of Stateful Network Protocol Implementations in the IoT, In RIOT Summit, Frankfurt, Germany, 2023
- 317.S. Zänkert, H. Thöricht, L. Steinmann, R. Drechsler. Establishing discipline-specific Data Stewardship at the Data Science Center of the University of Bremen – One Year Review, In Data Stewardship goes Germany, Dresden, Germany, 2023
- 318.T. Hörner, M. Dalby, F. O. Glöckner, R. Drechsler, I. Pigeot. Data Train – The Cross-disciplinary Training in Research Data Management and Data Science, In "Aktuelle Entwicklungen und Perspektiven" auf INFORMATIK 2023, Berlin, Deutschland, 2023
- 319.S. Ahmadi-Pour, P. Pieper, R. Drechsler. Virtual-Peripheral-in-the-Loop: A Hardware-in-the-Loop Strategy to Bridge the VP/RTL Design-Gap, arXiv:2311.00442, DOI:10.48550/arXiv.2311.00442, 2023
- 320.L. Steinmann, D. Nowotka, L. Oberländer, H. Pfuhl, H. Stuckenschmidt, R. Drechsler. Workshop: „Aktuelle Entwicklungen und Perspektiven (an Hochschulen) im Bereich Data Science“, In INFORMATIK 2023, Berlin, Deutschland, 2023
- 321.E. Nur Demirhan Coskun, S. Ahmadi-Pour, M. Hassan, R. Drechsler. Towards Completeness: Security Coverage for System Level IFT, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Landau, Germany, 2024
- 322.W. Zhang, M. Hassan, R. Drechsler. Towards ML-based Performance Estimation of Embedded Software: A RISC-V Case Study, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Landau, Germany, 2024
- 323.K. Qayyum, S. Ahmadi-Pour, M. Hassan, C. Kumar Jha, R. Drechsler. LLM-Assisted High Quality Invariants Generation for Formal Verification, In University Fair at Design, Automation and Test in Europe (DATE), Valencia, Spain, 2024
- 324.S. H. Imam, C. A. Metz, R. Drechsler. How Can Generative AI Curate the User Creativity on an Idea Crowdsourcing Platform? In ACM CHI 24 workshop on Generative AI in User-Generated Content, Hawaii & Virtual, 2024
- 325.S. Tempel, T. Brandt, C. Lüth, R. Drechsler. Symbolic Execution of Binary Code based on Formal ISA Semantics, In International KLEE Workshop on Symbolic Execution, Lisbon, Portugal, 2024
- 326.M. Merten, M. E. Djeridane, M. Hassan, N. Bhattacharjee, J. Trommer, T. Mikolajick, R. Drechsler. Enhancing Resilience against Sequential Attacks on Logic Locking using Evolutionary Strategies, In GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Darmstadt, Germany, 2024
- 327.P. Habiby, F. Shirinzadeh, R. Drechsler. An Evolutionary Approach to Reconfigurable Scan Network Design, In GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Darmstadt, Germany, 2024
- 328.J. Zielasko, R. Krauss, M. Merten, R. Drechsler. RISC-V Opt-VP: An Application Analysis Platform Using Bounded Execution Trees, In RISC-V Summit Europe, Munich, Germany, 2024
- 329.S. Ahmadi-Pour, M. Hassan, R. Drechsler. Cross-Level Verification of Hardware Peripherals, In RISC-V Summit Europe, Munich, Germany, 2024
- 330.A. Kole, K. Datta, R. Drechsler. Design Automation Challenges and Benefits of Dynamic Quantum Circuit in Present NISQ Era and Beyond, In International Workshop on Quantum Computing: Circuits Systems Automation and Applications, Co-located with ISVLSI 2024, Knoxville, Tennessee, USA, 2024
- 331.C. K. Jha, K. Qayyum, M. Hassan, R. Drechsler. Extend and Reduce Methodology to Enable Formal Verification of Truncated Adders, In 16th International Workshop on Boolean Problems (IWSBP), Bremen, Germany, 2024

- 332.L. Mueller, R. Drechsler. SAT can Ensure Polynomial Bounds for the Verification of Circuits with Limited Cutwidth, In International Workshop on Boolean Problems (IWSBP), Bremen, Germany, 2024
- 333.B. J. Berger, C. Plump, R. Drechsler. Why less is sometimes more -- Using Boolean literals to solve 2048, In International Workshop on Boolean Problems (IWSBP), DOI: 10.1515/itit-2024-0072, Bremen, Germany, 2024
- 334.S. Ahmadi-Pour, R. Drechsler. MicroRV32, A RISC-V Platform for Education and Research, In Soft RISC-V Systems Workshop (SRvS Workshop), Online Event, 2024
- 335.R. Krauss, J. Zielasko, R. Drechsler. Large-Scale Evolutionary Optimization of Artificial Neural Networks Using Adaptive Mutations, In Workshop on Accelerated Machine Learning (AccML) at High Performance Embedded Architectures and Compilers (HiPEAC) Conference, Barcelona, Spain, 2025
- 336.C. Dominik, R. Drechsler. Embedding Modulo Counter Circuits for their Polynomial Formal Verification, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Rostock, Germany, 2025
- 337.D. Ravibabu, M. Hassan, T. Vörtler, K. Einwich, R. Drechsler, D. Große. Towards Non-Intrusive SystemC Checkpointing for Digital Virtual Prototypes, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Rostock, Germany, 2025
- 338.J. Rust, R. Drechsler, S. Autexier. Design Exploration für RISC-V Prozessoren zur Optimierung von Erklärbarkeit für Maschinelles Lernen, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Rostock, Germany, 2025
- 339.K. A. Rudkowski, S. Ahmadi-Pour, R. Drechsler. Symbolic Execution of Unmodified SystemC Peripherals, In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), Rostock, Germany, 2025
- 340.S. Parvin, F. Sill Torres, R. Drechsler. Securing Circuits Against Optical Probing Attack, In University Fair Workshop on Design, Automation and Test in Europe Conference (DATE), Lyon, France, 2025
- 341.C. Lueth, T. Guneyusu, P. Sasdrich, R. Drechsler. EMBOSOM | Emigrating Embedded Software Security into Modern Emerging Hardware Paradigms, In Workshop on Design, Automation and Test in Europe Conference (DATE), Lyon, France, 2025
- 342.S. Das, C. Lüth, R. Drechsler. Designing Memory Protection for a RISC-V Nano-VP, In Workshop on Nano Security: From Nano-Electronics to Secure Systems (NanoSec'25), Lyon, France, 2025
- 343.J. Zielasko, R. Drechsler. Optimizing Hardware for Neural Network Inference using Virtual Prototypes, In RISC-V Summit Europe, Paris, Frankreich, 2025
- 344.W. Zhang, M. Hassan, R. Drechsler. LLM-assisted Methodology for Embedded Software Performance Estimation on RISC-V, In RISC-V Summit Europe, Paris, Frankreich, 2025
- 345.C. K. Jha, S. Singh, K. Qayyum, A. Bende, M. Hassan, V. Rana, F. Merchant, R. Drechsler. veriSiM: Formal Verification of Spice Netlists for MAGIC-Based Logic-in-Memory, In International Workshop on Logic Synthesis (IWLS), Verona, Italy, 2025
- 346.M. Movahedifar, L. Steinmann, R. Drechsler. Interactive Visualization with the R Package Shiny: A Tool for Building Research Data and Software Competencies, In Workshop "Research Data and Software Competencies" at Informatik 2025 (RDSC 2025), Potsdam, Germany, 2025
- 347.A. Kole, M. E. Djeridane, A. Deb, K. Datta, I. Sengupta, R. Drechsler. Unlocking the Benefits of Dynamic Quantum Circuits in Resource Constraint Architecture, In Workshop on Quantum Computing: Circuits Systems Automation and Applications (QC-CSAA), Co-located with ISVLSI 2025, Kalamata, Greece, 2025
- 348.A. Kole and R. Drechsler. Performance Gains in Quantum SAT Solvers Using ESOP Encoding, In Workshop on Formal Methods in Quantum Computing (FMQC 2025), Aarhus, Denmark, 2025
- 349.L. Steinmann, H. Pfuhl, D. Nowotka, R. Drechsler. Data-/ Digital-Science-Community Workshop 2025: Entwicklungen, Synergien und nächste Schritte, In INFORMATIK 2025, Potsdam, Deutschland, 2025
- 350.J. Kleinekathöfer, M. Hassan, R. Drechsler. Secure Open-Source Chip Design: Logic Locking and Attack Analysis within the OpenLane Flow, In GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Potsdam, Germany, 2026

351. M. Schnieber, R. Drechsler. Polynomial Test Pattern Generation for Fully Testable Circuits derived from KFDDs, In GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ), Potsdam, Germany, 2026
352. S. Parvin, F. Sill Torres, R. Drechsler. Integrating Optical Probing Security Evaluation Framework Into ASIC Design Flow, In Workshop on Nano Security on Design, Automation and Test in Europe Conference (DATE), Verona, Italy, 2026

(j) Patente/Patents

1. R. Drechsler, W. Günther, B. Stubert. Validierung von Simulationsergebnissen abstrakter Modelle, eingereicht im Januar 2001, Inanspruchnahme von Siemens im März 2001
2. R. Drechsler, W. Günther, B. Stubert. Efficient (Non-)Reachability Analysis of Counterexamples, Interner Bericht (ergänzend zur Patentanmeldung), Siemens AG, 2001
3. R. Drechsler, W. Günther. Identifikation von Korrespondenzen in Schaltungen durch Verwendung der Register-Transfer-Ebene, eingereicht im Juli 2001, Inanspruchnahme von Siemens im Oktober 2001, Deutsche Patentanmeldung 102 40 133.0-53 "Verfahren und Vorrichtung zum äquivalenzvergleich digitaler Schaltungen", Oktober 2002, Internationale Patentanmeldung PCT/EP03/09548 (nationale Phase in USA), Infineon Technologies, "Method and Device for the Equivalence Comparison of Digital Circuits", Februar 2005
4. R. Drechsler, W. Günther, B. Stubert. Method for validating simulation results of a system as well as equivalence comparison of digital circuits based on said method, US Patent 7,127,686, 2006
5. G. Fey, A. Süllow, R. Drechsler. Debugging Based on Fault Injection and a Refining Correction Model, Erfindungsmeldung bei Universität Bremen (eingereicht beim Deutschen Patent- und Markenamt am 8.6.2011), 2010

(k) Diverses/Miscellaneous

1. F. Brglez, R. Drechsler. Special Session on "Changing the Benchmark Paradigm in EDA", In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Orlando, 1999
2. R. Drechsler. Moderator of the Panel on "System-on-Chip", participants: D. Brand, C. Grimm, A. Hoffmann, P. Wieland, In Euromicro Symposium on Digital System Design (DSD), Dortmund, 2002
3. R. Drechsler. Moderator of the Round Table on "Formal Verification: Current Use and Future Perspectives", participants: J. Abraham, A. Betts, H. Ekeking, H. Foster, T. Kropf, M. Morley, T. Shiple, M. Siegel, In IEEE Design & Test, Volume 19, Number 5, pp. 105-113, September/ October 2002
4. R. Drechsler. Methoden des Entwurfs und der Verifikation digitaler Schaltungen und Systeme, In Potenziale und Trends der Mikro- und Nanotechnik - Zum 10-jährigen Bestehen der GMM, pp. 107-109, VDE Verlag, 2006
5. F. Rogin, T. Klotz, G. Fey, R. Drechsler, S. Rülke. Automatische Generierung von System-Verilog Assertions, In Mentor Graphics Anwenderkonferenz "User2User for System Design", Munich, 2007
6. D. Große, G. Fey, R. Drechsler. Enhancing Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis, In Specification - Transformation - Navigation, Festschrift dedicated to Bernd Krieg-Brückner on Occasion of his 60th Birthday, Universität Bremen, 2009
7. R. Drechsler, S. Eggersgluß, G. Fey, D. Tille. SAT-based Automatic Test Pattern Generation, In Evolutionary Test Generation, H. Schlingloff, T. Vos, J. Wegener (Eds.), Dagstuhl Seminar Proceedings, Number 08351, 2009
8. R. Drechsler. Special Session on "The Tool Shows That My Design is Wrong, But Where is the Bug?", Design Automation Conference (DAC 2009), San Francisco, 2009
9. B. Becker, V. Bertacco, R. Drechsler, M. Fujita (Editors/Organizers). Algorithms and Applications for Next Generation SAT Solvers, Dagstuhl Seminar Proceedings, Number 09461, 2010

10. G.-R. Kück, R. Drechsler. Vielfalt als Tradition, Chance und Zukunft, In BremerForum Diversity – Dokumentation des Kooperationsprojekts, Margrit E. Kaufmann: Bremer Institut für Kulturforschung Universität Bremen (Hg), pp.23-25, 2010
11. R. Drechsler, A. Wiesner. Ambitious and agile: The University of Bremen's Institutional Strategy for Advancing Research Strengths at a mid-sized University, In: The Academic Executive Brief, Volume 2, Issue 2, pp. 2-5, 2012
12. M. Walter, R. Wille, F. Sill Torres, D. Große, R. Drechsler. fiction: Electronic Design Automation for Field-coupled Nanocomputing Circuits, On IEEE Computer Society Annual Symposium on VLSI (ISVLSI) Research Demo: Best Resarch Demo Award, Miami, USA, 2019
13. I. Pigeot, F. O. Glöckner, R. Drechsler, T. Hörner, D.H. Schönfeld, L. Steinmann, B.O. Schmidt. Etablierung eines kooperativen Forschungsdatenmanagements in der U Bremen Research Alliance (Whitepaper), DOI: 10.5281/zenodo.4775371, 2021
14. Digitalisierung des Alltags für KI-gestützte gesundheitsbezogene Entscheidungen nutzen, Zahntechnik Magazin (ZMK), Jg. 39, Ausgabe 6, pp. 294–298, 2023